{"id":"https://openalex.org/W4288389127","doi":"https://doi.org/10.1109/mocast54814.2022.9837772","title":"Virtual-Channel Flow Control Across Mesochronous Clock Domains","display_name":"Virtual-Channel Flow Control Across Mesochronous Clock Domains","publication_year":2022,"publication_date":"2022-06-08","ids":{"openalex":"https://openalex.org/W4288389127","doi":"https://doi.org/10.1109/mocast54814.2022.9837772"},"language":"en","primary_location":{"id":"doi:10.1109/mocast54814.2022.9837772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast54814.2022.9837772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Democritus University of Thrace,Electrical and Computer Engineering,Xanthi,Greece","Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052539927","display_name":"\u0391\u03bd\u03b1\u03c3\u03c4\u03ac\u03c3\u03b9\u03bf\u03c2 \u03a8\u03b1\u03c1\u03c1\u03ac\u03c2","orcid":"https://orcid.org/0000-0001-6151-9242"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Anastasios Psarras","raw_affiliation_strings":["Democritus University of Thrace,Electrical and Computer Engineering,Xanthi,Greece","Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Electrical and Computer Engineering,Xanthi,Greece","institution_ids":["https://openalex.org/I147962203"]},{"raw_affiliation_string":"Electrical and Computer Engineering, Democritus University of Thrace, Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["University of Cyprus,Electrical and Computer Engineering,Nicosia,Cyprus","Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus,Electrical and Computer Engineering,Nicosia,Cyprus","institution_ids":["https://openalex.org/I34771391"]},{"raw_affiliation_string":"Electrical and Computer Engineering, University of Cyprus, Nicosia, Cyprus","institution_ids":["https://openalex.org/I34771391"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5074704256"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":0.2763,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.55641591,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7164642810821533},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.6876619458198547},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.6415203809738159},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6356779336929321},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5657985210418701},{"id":"https://openalex.org/keywords/virtual-channel","display_name":"Virtual channel","score":0.5604986548423767},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.5094104409217834},{"id":"https://openalex.org/keywords/master-clock","display_name":"Master clock","score":0.4666367173194885},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4611281752586365},{"id":"https://openalex.org/keywords/self-clocking-signal","display_name":"Self-clocking signal","score":0.4320051074028015},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4195014238357544},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.40907418727874756},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3747346103191376},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3648034334182739},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29203760623931885},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.2858350872993469},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15371671319007874},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08994433283805847}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7164642810821533},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.6876619458198547},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.6415203809738159},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6356779336929321},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5657985210418701},{"id":"https://openalex.org/C2777076873","wikidata":"https://www.wikidata.org/wiki/Q2291875","display_name":"Virtual channel","level":3,"score":0.5604986548423767},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.5094104409217834},{"id":"https://openalex.org/C65595194","wikidata":"https://www.wikidata.org/wiki/Q1000863","display_name":"Master clock","level":4,"score":0.4666367173194885},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4611281752586365},{"id":"https://openalex.org/C171051901","wikidata":"https://www.wikidata.org/wiki/Q2389679","display_name":"Self-clocking signal","level":5,"score":0.4320051074028015},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4195014238357544},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.40907418727874756},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3747346103191376},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3648034334182739},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29203760623931885},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.2858350872993469},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15371671319007874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08994433283805847}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast54814.2022.9837772","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast54814.2022.9837772","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/14","score":0.4399999976158142,"display_name":"Life below water"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1544623790","https://openalex.org/W2004400707","https://openalex.org/W2020380328","https://openalex.org/W2037181413","https://openalex.org/W2050506251","https://openalex.org/W2063361647","https://openalex.org/W2086263221","https://openalex.org/W2099034654","https://openalex.org/W2114995630","https://openalex.org/W2119616711","https://openalex.org/W2125090069","https://openalex.org/W2133654314","https://openalex.org/W2136692989","https://openalex.org/W2139075170","https://openalex.org/W2143906836","https://openalex.org/W2155434826","https://openalex.org/W2338399989","https://openalex.org/W2615329347","https://openalex.org/W2981928219","https://openalex.org/W6678424324"],"related_works":["https://openalex.org/W2109520798","https://openalex.org/W1924044602","https://openalex.org/W2363416952","https://openalex.org/W4384518564","https://openalex.org/W1917576147","https://openalex.org/W2386718233","https://openalex.org/W2006392656","https://openalex.org/W2083095101","https://openalex.org/W2389820945","https://openalex.org/W1966845705"],"abstract_inverted_index":{"The":[0],"Network-on-Chip":[1],"(NoC)":[2],"is":[3],"physically":[4],"spread":[5],"over":[6],"the":[7,22,36,71,75,80,83],"entire":[8],"chip":[9],"and":[10,118],"it":[11],"should":[12,31],"readily":[13],"support":[14],"communication":[15],"across":[16,28,64],"multiple":[17],"clock":[18,29,66,77,85],"domains.":[19,67],"In":[20,47,68],"NoCs,":[21],"synchronization":[23,100],"required":[24],"for":[25,102],"sending":[26],"data":[27,42],"domains":[30],"be":[32],"seamlessly":[33],"combined":[34],"with":[35,105],"flow":[37,55,107],"control":[38,56,108],"rules":[39],"that":[40,59,109],"govern":[41],"transfer":[43],"on":[44,52,57],"NoC":[45,61,103],"links.":[46],"this":[48,93],"work,":[49],"we":[50,95],"focus":[51],"implementing":[53],"virtual-channel":[54],"links":[58,104],"connect":[60],"components":[62],"placed":[63],"mesochronous":[65,69],"interfaces,":[70],"connected":[72],"modules":[73],"receive":[74],"same":[76],"signal":[78],"but":[79],"edges":[81],"of":[82],"arriving":[84],"signals":[86],"exhibit":[87],"an":[88],"unknown":[89],"phase":[90],"relationship.":[91],"To":[92],"end,":[94],"propose":[96],"FastCross":[97],"a":[98],"loosely-coupled":[99],"architecture":[101],"VC":[106,115],"simplifies":[110],"hardware":[111],"implementation":[112],"by":[113],"enabling":[114],"buffer":[116],"sharing":[117],"interface":[119],"consolidation.":[120]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}