{"id":"https://openalex.org/W4288389164","doi":"https://doi.org/10.1109/mocast54814.2022.9837642","title":"Single-Cycle MIPS Processor based on Configurable Approximate Adder","display_name":"Single-Cycle MIPS Processor based on Configurable Approximate Adder","publication_year":2022,"publication_date":"2022-06-08","ids":{"openalex":"https://openalex.org/W4288389164","doi":"https://doi.org/10.1109/mocast54814.2022.9837642"},"language":"en","primary_location":{"id":"doi:10.1109/mocast54814.2022.9837642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast54814.2022.9837642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059805913","display_name":"Amir E. Oghostinos","orcid":"https://orcid.org/0009-0005-8168-3118"},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Amir E. Oghostinos","raw_affiliation_strings":["Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001084631","display_name":"Kareem Moussa","orcid":"https://orcid.org/0009-0001-4105-5484"},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Kareem Moussa","raw_affiliation_strings":["Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017655859","display_name":"Amr Elnaggar","orcid":null},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Amr Elnaggar","raw_affiliation_strings":["Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085457691","display_name":"Alaa AbdAlrhman","orcid":null},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Alaa AbdAlRhman","raw_affiliation_strings":["Nile University,Nanoelectronics Integrated Systems Center (NISC),Giza,Egypt","Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nile University,Nanoelectronics Integrated Systems Center (NISC),Giza,Egypt","institution_ids":["https://openalex.org/I57629906"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087371461","display_name":"Ahmed Soltan","orcid":"https://orcid.org/0000-0002-5153-3056"},"institutions":[{"id":"https://openalex.org/I57629906","display_name":"Nile University","ror":"https://ror.org/03cg7cp61","country_code":"EG","type":"education","lineage":["https://openalex.org/I57629906"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed Soltan","raw_affiliation_strings":["Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677","Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nile University,School of Engineering and Applied Sciences,Giza,Egypt,12677","institution_ids":["https://openalex.org/I57629906"]},{"raw_affiliation_string":"Nanoelectronics Integrated Systems Center (NISC), Nile University, Giza, Egypt","institution_ids":["https://openalex.org/I57629906"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4616,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.6070665,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9587947130203247},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.8270214200019836},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8238883018493652},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5957008600234985},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5627843737602234},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.5210427641868591},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4963536858558655},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4578179121017456},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.40886396169662476},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40862149000167847},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3527376651763916},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.06259122490882874}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9587947130203247},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.8270214200019836},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8238883018493652},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5957008600234985},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5627843737602234},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.5210427641868591},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4963536858558655},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4578179121017456},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.40886396169662476},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40862149000167847},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3527376651763916},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.06259122490882874},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast54814.2022.9837642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast54814.2022.9837642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W2072122809","https://openalex.org/W2097418516","https://openalex.org/W2112975534","https://openalex.org/W2265166184","https://openalex.org/W2601441996","https://openalex.org/W2770445540","https://openalex.org/W2889183068","https://openalex.org/W2891862162","https://openalex.org/W2914247084","https://openalex.org/W3013677344","https://openalex.org/W3170483041","https://openalex.org/W3186585144","https://openalex.org/W3200881049","https://openalex.org/W6796735370"],"related_works":["https://openalex.org/W2489015823","https://openalex.org/W2516396101","https://openalex.org/W2186498568","https://openalex.org/W4295540194","https://openalex.org/W2129868416","https://openalex.org/W2364181090","https://openalex.org/W4255416339","https://openalex.org/W2112595260","https://openalex.org/W3082514006","https://openalex.org/W4312097652"],"abstract_inverted_index":{"Enhancing":[0],"computer":[1,20],"architecture":[2,9,21],"performance":[3,62],"is":[4],"a":[5,16,32,37],"significant":[6],"concern":[7],"for":[8],"designers":[10],"and":[11,77],"users.":[12],"This":[13],"paper":[14],"presents":[15],"novel":[17],"approach":[18],"to":[19,69],"design":[22,51],"by":[23,66],"using":[24,79],"an":[25],"approximate":[26,41,54],"adder":[27],"with":[28,56],"configurable":[29],"accuracy":[30],"in":[31],"single-cycle":[33],"MIPS":[34,58],"processor":[35],"as":[36],"study":[38],"case.":[39],"Using":[40,53],"adders":[42],"decreased":[43],"the":[44,47,50,57,60,70],"delay":[45],"on":[46],"expense":[48],"of":[49],"area.":[52],"computing":[55],"processor,":[59],"timing":[61],"has":[63,74],"been":[64,75],"improved":[65],"253.4%":[67],"compared":[68],"lookahead":[71],"adder.":[72],"It":[73],"implemented":[76],"tested":[78],"System-Verilog.":[80]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}