{"id":"https://openalex.org/W3088474545","doi":"https://doi.org/10.1109/mocast49295.2020.9200282","title":"Adaptive Operation-Based ALU and FPU Clocking","display_name":"Adaptive Operation-Based ALU and FPU Clocking","publication_year":2020,"publication_date":"2020-09-01","ids":{"openalex":"https://openalex.org/W3088474545","doi":"https://doi.org/10.1109/mocast49295.2020.9200282","mag":"3088474545"},"language":"en","primary_location":{"id":"doi:10.1109/mocast49295.2020.9200282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast49295.2020.9200282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034999787","display_name":"Athanasios Tziouvaras","orcid":"https://orcid.org/0000-0003-0730-0076"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Athanassios Tziouvaras","raw_affiliation_strings":["Dept. of ECE, University of Thessaly Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Thessaly Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Dimitriou","raw_affiliation_strings":["Dept. of CS, University of Thessaly Lamia, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, University of Thessaly Lamia, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103219021","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-0178-2054"},"institutions":[{"id":"https://openalex.org/I192756129","display_name":"University of Macedonia","ror":"https://ror.org/05fg6gr82","country_code":"GR","type":"education","lineage":["https://openalex.org/I192756129"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael Dossis","raw_affiliation_strings":["Dept. of CS, University of W.Macedonia Kastoria, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of CS, University of W.Macedonia Kastoria, Greece","institution_ids":["https://openalex.org/I192756129"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of ECE, University of Thessaly Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of ECE, University of Thessaly Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034999787"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.1037,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.43483996,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7790685296058655},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.662578821182251},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.603515625},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.593458354473114},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5792053937911987},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.5201073884963989},{"id":"https://openalex.org/keywords/limit","display_name":"Limit (mathematics)","score":0.4857357144355774},{"id":"https://openalex.org/keywords/commit","display_name":"Commit","score":0.47521406412124634},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.44655245542526245},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4416579604148865},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4305976331233978},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.41466760635375977},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.41307201981544495},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3296009302139282},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32667532563209534},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.13833409547805786},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09716978669166565},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09125334024429321}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7790685296058655},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.662578821182251},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.603515625},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.593458354473114},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5792053937911987},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.5201073884963989},{"id":"https://openalex.org/C151201525","wikidata":"https://www.wikidata.org/wiki/Q177239","display_name":"Limit (mathematics)","level":2,"score":0.4857357144355774},{"id":"https://openalex.org/C153180980","wikidata":"https://www.wikidata.org/wiki/Q19776675","display_name":"Commit","level":2,"score":0.47521406412124634},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.44655245542526245},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4416579604148865},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4305976331233978},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.41466760635375977},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.41307201981544495},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3296009302139282},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32667532563209534},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.13833409547805786},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09716978669166565},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09125334024429321},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mocast49295.2020.9200282","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast49295.2020.9200282","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 9th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/80269","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/80269","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2020 9th International Conference on Modern Circuits and Systems Technologies, MOCAST 2020","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Peace, Justice and strong institutions","score":0.6499999761581421,"id":"https://metadata.un.org/sdg/16"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1978079490","https://openalex.org/W1988869129","https://openalex.org/W2104677471","https://openalex.org/W2131081741","https://openalex.org/W2147504603","https://openalex.org/W2156667996","https://openalex.org/W2989745254","https://openalex.org/W3004856113","https://openalex.org/W4236432903","https://openalex.org/W4237129330","https://openalex.org/W6770137333"],"related_works":["https://openalex.org/W2003180247","https://openalex.org/W2116514610","https://openalex.org/W2144282137","https://openalex.org/W2032549010","https://openalex.org/W2391115906","https://openalex.org/W1514283284","https://openalex.org/W2127379989","https://openalex.org/W2117814846","https://openalex.org/W2112814021","https://openalex.org/W2098440959"],"abstract_inverted_index":{"The":[0,199],"operating":[1,11,213],"clock":[2,42,138,217],"period":[3,139],"in":[4,13,79],"modern":[5],"circuits":[6],"is":[7,58,141,234],"designated":[8],"under":[9,214],"worst-case":[10,95,216],"conditions,":[12],"order":[14],"to":[15,89,171,210],"ensure":[16],"error":[17,177],"free":[18],"functionality.":[19],"To":[20,173],"accomplish":[21],"this":[22,98,174],"goal,":[23],"designers":[24],"take":[25],"into":[26],"account":[27],"the":[28,31,41,52,55,67,70,75,91,94,109,115,124,132,144,184,211,215,223,232,239],"timing":[29,77,104,125,145,163],"of":[30,93,113,127,147,165,195,226,238],"circuit":[32,76,150,159],"critical":[33,56,117],"path":[34,57,118],"that":[35,45,140,222],"provides":[36],"an":[37,136,204],"upper":[38],"limit":[39,46],"for":[40],"rate.":[43],"However,":[44],"imposes":[47],"heavy":[48],"performance":[49],"penalties":[50],"on":[51,122,190],"design,":[53],"since":[54],"not":[59,87],"frequently":[60],"excited":[61],"during":[62],"runtime.":[63],"In":[64,97,131],"contrast":[65],"with":[66],"prevailing":[68],"methodology,":[69],"better-than-worst-case":[71],"(BTWC)":[72],"paradigm":[73],"treats":[74],"requirements":[78,126,146,225],"a":[80,102,153],"more":[81],"flexible":[82],"way,":[83],"as":[84,161,231],"it":[85,189],"does":[86],"commit":[88],"serve":[90],"demands":[92],"scenario.":[96],"work":[99],"we":[100,120,134,155,201],"develop":[101],"novel":[103],"analysis":[105],"methodology":[106,186,228],"inspired":[107],"by":[108,143,187],"BTWC":[110],"approach.":[111],"Instead":[112],"performing":[114],"standard":[116],"analysis,":[119],"focus":[121],"analyzing":[123],"each":[128,148],"operation":[129],"separately.":[130],"sequel":[133],"specify":[135],"adaptive":[137],"derived":[142],"supported":[149],"operation.":[151],"As":[152],"result,":[154],"are":[156,168,180,229],"guaranteed":[157],"error-free":[158],"functionality,":[160],"no":[162,176],"violations":[164],"individual":[166],"operations":[167],"ever":[169],"allowed":[170],"occur.":[172],"end":[175],"correction":[178],"mechanisms":[179],"required.":[181],"We":[182,219],"verify":[183],"proposed":[185],"applying":[188],"four":[191],"different":[192],"post-layout":[193],"implementations":[194,212],"ALUs":[196],"and":[197],"FPUs.":[198],"results":[200],"obtain":[202],"display":[203],"average":[205],"2.05x":[206],"throughput":[207],"increase":[208],"compared":[209],"period.":[218],"also":[220],"demonstrate":[221],"area":[224],"our":[227],"trivial":[230],"overhead":[233],"less":[235],"than":[236],"2%":[237],"original":[240],"design.":[241]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2020-10-01T00:00:00"}