{"id":"https://openalex.org/W2949470719","doi":"https://doi.org/10.1109/mocast.2019.8741940","title":"TF2FPGA: A Framework for Projecting and Accelerating Tensorflow CNNs on FPGA Platforms","display_name":"TF2FPGA: A Framework for Projecting and Accelerating Tensorflow CNNs on FPGA Platforms","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2949470719","doi":"https://doi.org/10.1109/mocast.2019.8741940","mag":"2949470719"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2019.8741940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047991081","display_name":"Spyridon Mouselinos","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spyridon Mouselinos","raw_affiliation_strings":["School of Electrical & Computer Engineering, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042122147","display_name":"Vasileios Leon","orcid":"https://orcid.org/0000-0003-0503-8246"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Leon","raw_affiliation_strings":["School of Electrical & Computer Engineering, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076432415","display_name":"Sotirios Xydis","orcid":"https://orcid.org/0000-0003-3151-2730"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Sotirios Xydis","raw_affiliation_strings":["School of Electrical & Computer Engineering, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["School of Electrical & Computer Engineering, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088085592","display_name":"Kiamal Pekmestzi","orcid":"https://orcid.org/0000-0001-8612-2700"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Kiamal Pekmestzi","raw_affiliation_strings":["School of Electrical & Computer Engineering, National Technical University of Athens, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical & Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.8235,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.81276274,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10036","display_name":"Advanced Neural Network Applications","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9939000010490417,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8286074995994568},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8187900185585022},{"id":"https://openalex.org/keywords/convolutional-neural-network","display_name":"Convolutional neural network","score":0.6936661005020142},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.657026469707489},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.596382200717926},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.5323605537414551},{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.5132536888122559},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.49962401390075684},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45703330636024475},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44105905294418335},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40354666113853455},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32711052894592285},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.29554909467697144},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16225746273994446},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.13697335124015808}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8286074995994568},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8187900185585022},{"id":"https://openalex.org/C81363708","wikidata":"https://www.wikidata.org/wiki/Q17084460","display_name":"Convolutional neural network","level":2,"score":0.6936661005020142},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.657026469707489},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.596382200717926},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.5323605537414551},{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.5132536888122559},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.49962401390075684},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45703330636024475},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44105905294418335},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40354666113853455},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32711052894592285},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.29554909467697144},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16225746273994446},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.13697335124015808}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2019.8741940","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741940","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1686810756","https://openalex.org/W2031443389","https://openalex.org/W2112796928","https://openalex.org/W2134797427","https://openalex.org/W2137380783","https://openalex.org/W2163605009","https://openalex.org/W2279098554","https://openalex.org/W2401231614","https://openalex.org/W2402144811","https://openalex.org/W2518660313","https://openalex.org/W2562773490","https://openalex.org/W2595614461","https://openalex.org/W2953384591","https://openalex.org/W2964137095","https://openalex.org/W3100220590","https://openalex.org/W4239997146","https://openalex.org/W4242577057","https://openalex.org/W6684191040"],"related_works":["https://openalex.org/W2293118914","https://openalex.org/W2998381397","https://openalex.org/W4236419692","https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2187181201","https://openalex.org/W4221139464","https://openalex.org/W4289827464","https://openalex.org/W2883830791","https://openalex.org/W2928062709"],"abstract_inverted_index":{"FPGA-based":[0],"accelerators":[1,58],"of":[2,37,67,77,140],"Convolutional":[3],"Neural":[4],"Networks":[5],"(CNNs)":[6],"deliver":[7],"significant":[8],"performance,":[9],"while":[10],"leaving":[11],"much":[12],"room":[13],"for":[14,59,114],"optimizations.":[15],"In":[16],"this":[17],"paper,":[18],"we":[19,50,125,147],"present":[20],"a":[21,52,64,74,127],"CNN":[22,68,142],"accelerator":[23,86],"based":[24,162],"on":[25,61],"the":[26,35,85,89,95,112,136,141,144,160],"state-of-the-art":[27,161],"Dataflow":[28],"Hardware":[29],"Mapping":[30],"(DHM)":[31],"methodology,":[32],"optimized":[33],"with":[34],"use":[36],"8-bit":[38,100],"unsigned":[39],"integer":[40],"quantization,":[41],"1-bit":[42],"input":[43],"mapping":[44],"and":[45,81,83,92,110,119,153,164],"deep-to-shallow":[46],"conversion":[47,130],"techniques.":[48],"Interestingly,":[49],"introduce":[51],"Tensorflow-to-VHDL":[53],"framework":[54,72],"to":[55,134,159,166],"generate":[56],"high-performance":[57],"inferencing":[60],"FPGAs,":[62],"adopting":[63],"holistic":[65],"view":[66],"problems.":[69],"The":[70,99],"proposed":[71],"uses":[73],"VHDL":[75],"library":[76],"our":[78],"pre-optimized":[79],"layers":[80],"modules,":[82],"creates":[84],"by":[87],"extracting":[88],"model":[90],"definition":[91],"weights":[93,102],"from":[94],"respective":[96],"Tensorflow":[97],"files.":[98],"quantized":[101],"are":[103],"stored":[104],"in":[105],"an":[106],"on-board":[107],"ROM":[108],"memory,":[109],"thus,":[111],"need":[113],"external-to-FPGA":[115],"\u201cglue":[116],"logic\u201d":[117],"modules":[118],"increased":[120],"bandwidth":[121],"is":[122],"eliminated.":[123],"Additionally,":[124],"include":[126,135],"Matrix":[128],"Multiplication-to-FIR":[129],"method":[131],"that":[132],"manages":[133],"fully":[137],"connected":[138],"part":[139],"inside":[143],"FPGA.":[145],"Finally,":[146],"achieve":[148],"75%":[149],"less":[150,155],"memory":[151],"footprint":[152],"53%":[154],"resource":[156],"utilization":[157],"compared":[158],"architectures,":[163],"up":[165],"\u00d710":[167],"speedup":[168],"vs":[169],"different":[170],"GPU,":[171],"CPU":[172],"combinations.":[173]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}