{"id":"https://openalex.org/W2951333273","doi":"https://doi.org/10.1109/mocast.2019.8741595","title":"Design of a Digital PLL Real Number Model Using SystemVerilog","display_name":"Design of a Digital PLL Real Number Model Using SystemVerilog","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2951333273","doi":"https://doi.org/10.1109/mocast.2019.8741595","mag":"2951333273"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2019.8741595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067554866","display_name":"Nikolaos Georgoulopoulos","orcid":"https://orcid.org/0000-0003-2044-4453"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Georgoulopoulos","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":null,"display_name":"Alkiviadis Hatzopoulos","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkiviadis Hatzopoulos","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":1.1947,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7340956,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10125","display_name":"Advanced Wireless Communication Techniques","score":0.9824000000953674,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9750999808311462,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7599554657936096},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.5124883651733398},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13255718350410461},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10254830121994019}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7599554657936096},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.5124883651733398},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13255718350410461},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10254830121994019}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2019.8741595","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741595","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W188802254","https://openalex.org/W566385658","https://openalex.org/W1536916258","https://openalex.org/W1775840686","https://openalex.org/W1981194455","https://openalex.org/W2017092770","https://openalex.org/W2043696343","https://openalex.org/W2082715750","https://openalex.org/W2098947430","https://openalex.org/W2104350218","https://openalex.org/W2108185796","https://openalex.org/W2151494083","https://openalex.org/W2180303965","https://openalex.org/W2504995469","https://openalex.org/W2542016836","https://openalex.org/W2735991644","https://openalex.org/W2782738696","https://openalex.org/W2808375863","https://openalex.org/W2890757532","https://openalex.org/W6728840483"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W1576949837","https://openalex.org/W4360861688","https://openalex.org/W3134930219","https://openalex.org/W984417604","https://openalex.org/W2967785526","https://openalex.org/W2065391525","https://openalex.org/W2113001378","https://openalex.org/W4318711045","https://openalex.org/W1993045784"],"abstract_inverted_index":{"Mixed-signal":[0],"applications":[1],"constitute":[2],"a":[3,47,54,58,67,90,113,125,130,133,136,141,157,186],"significant":[4],"trend":[5],"in":[6,33,82,102,112,196],"the":[7,37,51,153,167,174,180,205],"semiconductor":[8],"industry.":[9],"Huge":[10],"effort":[11],"is":[12,36,43,57,100,150,183],"focused":[13],"on":[14],"creating":[15],"fast":[16],"and":[17,25,140,164,194,199],"accurate":[18],"mixed-signal":[19,31],"designs,":[20],"which":[21,56],"include":[22],"both":[23],"analog":[24],"digital":[26,84,91,118],"parts.":[27],"A":[28],"widely":[29],"used":[30],"circuit":[32],"modern":[34],"electronics":[35],"phase-locked":[38,92],"loop":[39,42,93,134],"(PLL).":[40],"Phase-locked":[41],"mainly":[44],"exploited":[45],"as":[46],"frequency":[48,55,127,142,147],"synthesizer,":[49],"for":[50,72,152],"generation":[52],"of":[53,60,124,148,160,166],"multiple":[59],"an":[61],"input":[62],"frequency.":[63],"Apart":[64],"from":[65,77],"that,":[66],"PLL":[68,119,169],"can":[69],"be":[70],"applied":[71],"signal":[73,75],"demodulation,":[74],"recovery":[76],"noise,":[78],"or":[79],"clock":[80,159],"distribution":[81],"various":[83],"logic":[85],"circuits.":[86],"In":[87,201],"this":[88],"work,":[89],"real":[94,120,209],"number":[95,121,210],"model":[96,122,170,182,211],"using":[97,156,173],"System":[98,207],"Verilog":[99],"presented,":[101],"order":[103],"to":[104,185],"greatly":[105],"improve":[106],"simulation":[107,165,214],"efficiency":[108],"while":[109],"keeping":[110],"accuracy":[111],"satisfying":[114,219],"level.":[115],"The":[116,144,162],"proposed":[117,168,181],"consists":[123],"phase":[126],"detector":[128],"(PFD),":[129],"charge":[131],"pump,":[132],"filter,":[135],"voltage-controlled":[137],"oscillator":[138],"(VCO)":[139],"divider.":[143],"target":[145],"output":[146],"1.2GHz":[149],"succeeded":[151],"system":[154],"clock,":[155],"reference":[158],"200MHz.":[161],"design":[163,192],"was":[171],"accomplished":[172],"Cadence":[175,197],"Incisive":[176],"Enterprise":[177],"Simulator.":[178],"Moreover,":[179],"compared":[184],"Verilog-A":[187],"charge-pump":[188],"PLL,":[189],"having":[190],"its":[191],"implemented":[193],"simulated":[195],"Virtuoso":[198],"Spectre.":[200],"all":[202],"test":[203],"cases,":[204],"presented":[206],"Verilog-based":[208],"displays":[212],"high":[213],"time":[215],"gains,":[216],"along":[217],"with":[218],"accuracy.":[220]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}