{"id":"https://openalex.org/W2949946814","doi":"https://doi.org/10.1109/mocast.2019.8741546","title":"Designing FPGA-Based Mealy FSMs with Two Levels of Logic","display_name":"Designing FPGA-Based Mealy FSMs with Two Levels of Logic","publication_year":2019,"publication_date":"2019-05-01","ids":{"openalex":"https://openalex.org/W2949946814","doi":"https://doi.org/10.1109/mocast.2019.8741546","mag":"2949946814"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2019.8741546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043659905","display_name":"Kamil Mielcarek","orcid":"https://orcid.org/0000-0003-4027-7541"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Kamil Mielcarek","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.9340000152587891,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T13935","display_name":"Mathematical Control Systems and Analysis","score":0.9340000152587891,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13983","display_name":"Cybersecurity and Information Systems","score":0.929099977016449,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14420","display_name":"Advanced Research in Systems and Signal Processing","score":0.9222000241279602,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.794131875038147},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7382588982582092},{"id":"https://openalex.org/keywords/class","display_name":"Class (philosophy)","score":0.6635658740997314},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4605153799057007},{"id":"https://openalex.org/keywords/finite-state-machine","display_name":"Finite-state machine","score":0.45934778451919556},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44811517000198364},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4105769395828247},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.254778653383255},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.0837031900882721}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.794131875038147},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7382588982582092},{"id":"https://openalex.org/C2777212361","wikidata":"https://www.wikidata.org/wiki/Q5127848","display_name":"Class (philosophy)","level":2,"score":0.6635658740997314},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4605153799057007},{"id":"https://openalex.org/C167822520","wikidata":"https://www.wikidata.org/wiki/Q176452","display_name":"Finite-state machine","level":2,"score":0.45934778451919556},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44811517000198364},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4105769395828247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.254778653383255},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0837031900882721}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2019.8741546","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2019.8741546","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 8th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W251131796","https://openalex.org/W303098242","https://openalex.org/W1516012079","https://openalex.org/W1592787786","https://openalex.org/W2004846004","https://openalex.org/W2129183345","https://openalex.org/W2255572492","https://openalex.org/W2335942681","https://openalex.org/W2342134141","https://openalex.org/W2807790622","https://openalex.org/W2894724188","https://openalex.org/W4213095369","https://openalex.org/W4255001617"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W2355315220","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W2914607376","https://openalex.org/W2096844293","https://openalex.org/W2363944576","https://openalex.org/W2351041855","https://openalex.org/W2570254841"],"abstract_inverted_index":{"A":[0],"method":[1,12],"is":[2,13,38],"proposed":[3],"for":[4],"decreasing":[5],"hardware":[6],"in":[7],"FPGA-based":[8],"Mealy":[9],"FSMs.":[10],"The":[11,22,40],"based":[14],"on":[15],"transforming":[16],"state":[17],"codes":[18,24],"into":[19],"class":[20,23],"codes.":[21],"are":[25,44],"generated":[26],"by":[27],"the":[28],"second":[29],"level":[30],"of":[31,36,42],"FSM":[32],"circuit":[33],"An":[34],"example":[35],"synthesis":[37],"given.":[39],"results":[41],"investigations":[43],"shown.":[45]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}