{"id":"https://openalex.org/W2808375863","doi":"https://doi.org/10.1109/mocast.2018.8376642","title":"Efficiency evaluation of a SystemVerilog-based real number model","display_name":"Efficiency evaluation of a SystemVerilog-based real number model","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2808375863","doi":"https://doi.org/10.1109/mocast.2018.8376642","mag":"2808375863"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2018.8376642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067554866","display_name":"Nikolaos Georgoulopoulos","orcid":"https://orcid.org/0000-0003-2044-4453"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikolaos Georgoulopoulos","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009584271","display_name":"Alkis Hatzopoulos","orcid":"https://orcid.org/0000-0002-4030-8355"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Alkiviadis Hatzopoulos","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5067554866"],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":2.0197,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.86250306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.8582829833030701},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7842390537261963},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.7687655687332153},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5537925958633423},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5230801701545715},{"id":"https://openalex.org/keywords/discrete-event-simulation","display_name":"Discrete event simulation","score":0.4799111783504486},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.47360706329345703},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4187774658203125},{"id":"https://openalex.org/keywords/logic-simulation","display_name":"Logic simulation","score":0.4162125885486603},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.40868276357650757},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40739142894744873},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32761895656585693},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.24096781015396118},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.177748441696167},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.1569463312625885},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.15452146530151367},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1218019425868988},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11647230386734009},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11187183856964111}],"concepts":[{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.8582829833030701},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7842390537261963},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.7687655687332153},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5537925958633423},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5230801701545715},{"id":"https://openalex.org/C147203929","wikidata":"https://www.wikidata.org/wiki/Q574814","display_name":"Discrete event simulation","level":2,"score":0.4799111783504486},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.47360706329345703},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4187774658203125},{"id":"https://openalex.org/C64859876","wikidata":"https://www.wikidata.org/wiki/Q173673","display_name":"Logic simulation","level":3,"score":0.4162125885486603},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.40868276357650757},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40739142894744873},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32761895656585693},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.24096781015396118},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.177748441696167},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.1569463312625885},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.15452146530151367},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1218019425868988},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11647230386734009},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11187183856964111}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2018.8376642","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376642","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8100000023841858}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W566385658","https://openalex.org/W1506018222","https://openalex.org/W1546370875","https://openalex.org/W1571561033","https://openalex.org/W2062573476","https://openalex.org/W2069063184","https://openalex.org/W2096981463","https://openalex.org/W2118783789","https://openalex.org/W2137398195","https://openalex.org/W2180303965","https://openalex.org/W2493317988","https://openalex.org/W2511968708","https://openalex.org/W2570717913","https://openalex.org/W6630354461","https://openalex.org/W6634123474"],"related_works":["https://openalex.org/W2107240870","https://openalex.org/W2136295006","https://openalex.org/W2165480138","https://openalex.org/W2107517480","https://openalex.org/W2131024837","https://openalex.org/W4231001357","https://openalex.org/W2539742022","https://openalex.org/W2063218591","https://openalex.org/W2060776561","https://openalex.org/W2143529626"],"abstract_inverted_index":{"Real":[0],"Number":[1],"Modeling":[2],"(RNM)":[3],"is":[4,26,62,92],"the":[5,33,36,46,117,148],"process":[6],"of":[7,22],"modeling":[8],"an":[9,23,42],"analog":[10,24],"circuit's":[11],"behavior":[12],"as":[13],"signal":[14],"flow":[15],"model.":[16],"This":[17],"means":[18],"that":[19],"every":[20],"output":[21],"component":[25],"sampled,":[27],"in":[28,64,76,84,120,128,155],"a":[29,51,60,98,102,105],"discrete":[30],"manner,":[31],"from":[32],"inputs":[34],"and":[35,44,104,134,141],"internal":[37],"state.":[38],"The":[39,70,89,123],"model":[40,58,72,91,151],"detects":[41],"event":[43],"decides":[45],"time":[47,74],"to":[48,66,94],"carry":[49],"out":[50],"computation.":[52],"A":[53],"SystemVerilog":[54,150],"behavioral":[55],"real":[56],"number":[57],"for":[59,116],"comparator":[61,71,118],"presented,":[63],"order":[65],"improve":[67],"simulation":[68,73,124,156],"efficiency.":[69],"completes":[75],"only":[77],"154ms,":[78],"which":[79],"can":[80],"be":[81],"utilized":[82],"effectively":[83],"high-speed":[85],"analog-to-digital":[86],"converters":[87],"(ADCs).":[88],"proposed":[90],"compared":[93],"three":[95],"different":[96],"models:":[97],"transistor-level":[99,131],"CMOS":[100,111],"comparator,":[101],"Verilog-A":[103,140],"Verilog-AMS":[106,142],"with":[107,143,160],"wreal":[108],"models.":[109],"65nm":[110],"technology":[112],"library":[113],"was":[114],"used":[115],"designs":[119],"Cadence":[121],"Virtuoso.":[122],"runs":[125],"took":[126],"place":[127],"Spectre":[129],"(for":[130,137],"SPICE":[132],"model)":[133],"AMS":[135],"Simulator":[136],"System":[138],"Verilog,":[139],"wreal).":[144],"In":[145],"all":[146],"cases,":[147],"presented":[149],"displays":[152],"high":[153],"gains":[154],"run":[157],"time,":[158],"along":[159],"satisfying":[161],"accuracy.":[162]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":5},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}