{"id":"https://openalex.org/W2808328898","doi":"https://doi.org/10.1109/mocast.2018.8376634","title":"A parallel iterative approach for efficient full chip thermal analysis","display_name":"A parallel iterative approach for efficient full chip thermal analysis","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2808328898","doi":"https://doi.org/10.1109/mocast.2018.8376634","mag":"2808328898"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2018.8376634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066445455","display_name":"George Floros","orcid":"https://orcid.org/0000-0002-2867-9604"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"George Floros","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030978014","display_name":"Konstantis Daloukas","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Konstantis Daloukas","raw_affiliation_strings":["Helic Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Helic Inc., Santa Clara, CA, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008228117","display_name":"Nestor Evmorfopoulos","orcid":"https://orcid.org/0000-0002-6968-0222"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nestor Evmorfopoulos","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018018630","display_name":"George Stamoulis","orcid":"https://orcid.org/0009-0006-3562-2274"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Stamoulis","raw_affiliation_strings":["Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical & Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5066445455"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.5263,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62068565,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10792","display_name":"Matrix Theory and Algorithms","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.9295332431793213},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8310881853103638},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.7646228075027466},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6890531182289124},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.6440528631210327},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4141790270805359},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.3911074995994568},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23475614190101624}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.9295332431793213},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8310881853103638},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.7646228075027466},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6890531182289124},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.6440528631210327},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4141790270805359},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.3911074995994568},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23475614190101624},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mocast.2018.8376634","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376634","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/71611","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/71611","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies, MOCAST 2018","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.5899999737739563,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1968298799","https://openalex.org/W1992099870","https://openalex.org/W2025110944","https://openalex.org/W2035224686","https://openalex.org/W2117656819","https://openalex.org/W2132820637","https://openalex.org/W2142917139","https://openalex.org/W2254450385","https://openalex.org/W2342900491","https://openalex.org/W2535027467","https://openalex.org/W4251716293","https://openalex.org/W6679790342","https://openalex.org/W6728894168"],"related_works":["https://openalex.org/W2056543843","https://openalex.org/W2167527468","https://openalex.org/W2586370661","https://openalex.org/W2314053740","https://openalex.org/W2960681633","https://openalex.org/W1970113381","https://openalex.org/W1985494319","https://openalex.org/W2471557603","https://openalex.org/W2526574107","https://openalex.org/W2046625759"],"abstract_inverted_index":{"Efficient":[0],"full-chip":[1],"thermal":[2,29],"simulation":[3],"is":[4],"among":[5],"the":[6,11,23,53,74,90,109,112],"most":[7],"challenging":[8],"problems":[9,48],"facing":[10],"EDA":[12],"industry":[13],"today,":[14],"especially":[15],"for":[16],"modern":[17],"3D":[18],"integrated":[19],"circuits,":[20],"due":[21],"to":[22],"huge":[24,47],"linear":[25,39],"systems":[26],"resulting":[27],"from":[28],"modeling":[30],"approaches":[31],"that":[32,72,89],"require":[33],"unreasonably":[34],"long":[35],"computational":[36],"times.":[37],"Direct":[38],"solvers":[40],"are":[41,52],"not":[42],"capable":[43],"of":[44,76,96,111],"handling":[45],"such":[46,80],"and":[49,101],"iterative":[50,65,114],"methods":[51],"only":[54],"feasible":[55],"approach.":[56],"In":[57],"this":[58],"paper,":[59],"we":[60],"propose":[61],"a":[62,68,94,102],"computationally":[63],"efficient":[64],"method":[66,92],"with":[67],"parallel":[69,78],"preconditioned":[70],"technique":[71],"exploits":[73],"resources":[75],"massively":[77],"architectures":[79],"as":[81],"Graphic":[82],"Processor":[83],"Units":[84],"(GPUs).":[85],"Experimental":[86],"results,":[87],"demonstrate":[88],"proposed":[91],"achieves":[93],"speedup":[95,104],"2.2X":[97],"in":[98,105],"CPU":[99],"execution":[100,107],"26.93X":[103],"GPU":[106],"over":[108],"state":[110],"art":[113],"method.":[115]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2018-06-21T00:00:00"}