{"id":"https://openalex.org/W2808443270","doi":"https://doi.org/10.1109/mocast.2018.8376622","title":"Equivalent inverter-based characterization tool for nano-scale CMOS digital cells: Non-linear-delay-models evaluation","display_name":"Equivalent inverter-based characterization tool for nano-scale CMOS digital cells: Non-linear-delay-models evaluation","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2808443270","doi":"https://doi.org/10.1109/mocast.2018.8376622","mag":"2808443270"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2018.8376622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004169838","display_name":"Ioannis Messaris","orcid":"https://orcid.org/0000-0002-4286-6553"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Messaris","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057401031","display_name":"Maria Ntogramatzi","orcid":null},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Maria Ntogramatzi","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5087799723","display_name":"Nikolaos Karagiorgos","orcid":"https://orcid.org/0000-0003-2278-9631"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Nikolaos Karagiorgos","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023894427","display_name":"S. Nikolaidis","orcid":"https://orcid.org/0000-0002-9794-8062"},"institutions":[{"id":"https://openalex.org/I21370196","display_name":"Aristotle University of Thessaloniki","ror":"https://ror.org/02j61yw88","country_code":"GR","type":"education","lineage":["https://openalex.org/I21370196"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Spyridon Nikolaidis","raw_affiliation_strings":["Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Physics, Aristotle University of Thessaloniki, Thessaloniki, Greece","institution_ids":["https://openalex.org/I21370196"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I21370196"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.8398355841636658},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.7865893840789795},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6348174810409546},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.61811363697052},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5924860835075378},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.5760296583175659},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5558878183364868},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5283677577972412},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4962819218635559},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44370871782302856},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.41658639907836914},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.40709376335144043},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26083290576934814},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.17704975605010986},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07324391603469849}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.8398355841636658},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.7865893840789795},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6348174810409546},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.61811363697052},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5924860835075378},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.5760296583175659},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5558878183364868},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5283677577972412},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4962819218635559},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44370871782302856},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.41658639907836914},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.40709376335144043},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26083290576934814},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.17704975605010986},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07324391603469849},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2018.8376622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1487631000","https://openalex.org/W2033075725","https://openalex.org/W2091881407","https://openalex.org/W2159036272","https://openalex.org/W2765611346","https://openalex.org/W6745805355"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2083793411","https://openalex.org/W1532891187","https://openalex.org/W2088006178","https://openalex.org/W2069145203","https://openalex.org/W2108605716","https://openalex.org/W63550369","https://openalex.org/W2107551409","https://openalex.org/W2085176210"],"abstract_inverted_index":{"Fast":[0],"and":[1],"sufficiently":[2],"accurate":[3],"modeling":[4,26,88],"of":[5,8,17,75],"timing/power":[6,44],"characteristics":[7],"CMOS":[9,55,77],"logic":[10],"cells":[11,50],"facilitates":[12],"significantly":[13],"the":[14,48,61],"design":[15],"phase":[16],"integrated":[18],"circuits.":[19],"Recently,":[20],"we":[21,59],"presented":[22],"an":[23,29],"equivalent":[24],"inverter-based":[25],"tool":[27,68],"where":[28],"analytical":[30],"inverter":[31],"model":[32],"with":[33],"appropriate":[34],"transistor":[35],"widths":[36],"provided":[37],"accelerated":[38],"(relative":[39],"to":[40],"conventional":[41],"SPICE":[42],"simulators)":[43],"table-based":[45],"characterizations":[46],"for":[47],"combinational":[49],"consisted":[51],"in":[52,69,80],"a":[53,70],"nano-scale":[54],"cell":[56],"library.":[57],"Here,":[58],"validate":[60],"NLDM":[62],"models":[63],"exported":[64],"by":[65],"our":[66],"characterization":[67],"benchmark":[71],"circuit":[72],"which":[73],"consists":[74],"different":[76],"gates":[78],"connected":[79],"series.":[81],"The":[82],"reported":[83],"errors":[84],"further":[85],"verify":[86],"this":[87],"approach.":[89]},"counts_by_year":[{"year":2023,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}