{"id":"https://openalex.org/W2808257115","doi":"https://doi.org/10.1109/mocast.2018.8376603","title":"Hardware optimization methodology of multi-step look-ahead sigma-delta modulators","display_name":"Hardware optimization methodology of multi-step look-ahead sigma-delta modulators","publication_year":2018,"publication_date":"2018-05-01","ids":{"openalex":"https://openalex.org/W2808257115","doi":"https://doi.org/10.1109/mocast.2018.8376603","mag":"2808257115"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2018.8376603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376603","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030451270","display_name":"Nikos Temenos","orcid":"https://orcid.org/0000-0002-1763-9930"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Nikos Temenos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009628361","display_name":"Charis Basetas","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Charis Basetas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013213336","display_name":"Paul P. Sotiriadis","orcid":"https://orcid.org/0000-0001-6030-4645"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Paul P. Sotiriadis","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5030451270"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.06130086,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7620776891708374},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.662868082523346},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5820394158363342},{"id":"https://openalex.org/keywords/noise-reduction","display_name":"Noise reduction","score":0.5369000434875488},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5348756313323975},{"id":"https://openalex.org/keywords/distortion","display_name":"Distortion (music)","score":0.5294815301895142},{"id":"https://openalex.org/keywords/filter","display_name":"Filter (signal processing)","score":0.5148512721061707},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.513515293598175},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5049214959144592},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49735549092292786},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.42937609553337097},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3105393946170807},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1961793303489685},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18470516800880432},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.18118581175804138},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13846451044082642},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.11438634991645813},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.08867013454437256},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.08419445157051086}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7620776891708374},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.662868082523346},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5820394158363342},{"id":"https://openalex.org/C163294075","wikidata":"https://www.wikidata.org/wiki/Q581861","display_name":"Noise reduction","level":2,"score":0.5369000434875488},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5348756313323975},{"id":"https://openalex.org/C126780896","wikidata":"https://www.wikidata.org/wiki/Q899871","display_name":"Distortion (music)","level":4,"score":0.5294815301895142},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.5148512721061707},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.513515293598175},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5049214959144592},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49735549092292786},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.42937609553337097},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3105393946170807},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1961793303489685},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18470516800880432},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.18118581175804138},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13846451044082642},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11438634991645813},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.08867013454437256},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.08419445157051086},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2018.8376603","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2018.8376603","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2018 7th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.4699999988079071,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W605564925","https://openalex.org/W1557300520","https://openalex.org/W1590348499","https://openalex.org/W1766888123","https://openalex.org/W2048407380","https://openalex.org/W2142918534","https://openalex.org/W2478884216","https://openalex.org/W2542943525","https://openalex.org/W2765239936","https://openalex.org/W2765387923","https://openalex.org/W2782939367","https://openalex.org/W2891646015","https://openalex.org/W4293174100","https://openalex.org/W4299973078","https://openalex.org/W6745479675","https://openalex.org/W6745537146"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4200391368","https://openalex.org/W2210979487","https://openalex.org/W2074043759","https://openalex.org/W3042736233","https://openalex.org/W2082487009","https://openalex.org/W2390348052","https://openalex.org/W1876592433","https://openalex.org/W2109547927","https://openalex.org/W2055066428"],"abstract_inverted_index":{"This":[0],"work":[1],"presents":[2],"hardware":[3,121],"optimization":[4,162],"techniques":[5],"for":[6,141,155],"the":[7,36,53,71,81,84,94,97,106,116,126,136,142,145,157,160,183,191,195],"implementation":[8],"of":[9,55,96,118,147,176,194],"Multi-Step":[10],"Look-Ahead":[11],"Sigma-Delta":[12],"Modulators":[13],"(MSLA":[14],"SDMs).":[15],"The":[16,129],"MSLA":[17,48,99,196],"SDM":[18,33,49,100,185,197],"is":[19,103,133,186,212],"a":[20,119,172,203],"Sigma-Delta-based":[21],"Modulator":[22],"achieving":[23],"significant":[24],"improvement":[25],"in":[26,174,206],"noise":[27,38],"shaping":[28],"characteristics":[29],"compared":[30,124],"to":[31,35,63,76,93,125,150,182,189,199],"classical":[32],"due":[34,62],"higher-order":[37],"transfer":[39],"functions":[40],"(NTFs)":[41],"it":[42,66,201],"can":[43],"achieve":[44],"while":[45],"maintaining":[46],"stability.":[47],"advantage":[50],"comes":[51],"at":[52,115],"cost":[54,117],"increased":[56,111,192],"Digital":[57],"Signal":[58],"Processing":[59],"(DSP)":[60],"complexity":[61,73,122,131,137],"multiple":[64],"filters":[65],"uses.":[67],"First":[68],"we":[69],"investigate":[70],"DSP":[72],"with":[74,91,135,180],"respect":[75,92,181],"two":[77],"FIR":[78],"filter":[79,158],"structures,":[80],"direct":[82,85,108,127],"and":[83,159,166,198],"transposed":[86,107],"forms,":[87],"as":[88,90,202],"well":[89],"architecture":[95],"multi-input":[98],"quantizer.":[101],"It":[102],"shown":[104],"that":[105],"form":[109],"offers":[110],"output":[112,210],"clock":[113],"rate":[114],"minor":[120],"increase":[123],"form.":[128],"total":[130],"however":[132],"reduced":[134],"reduction":[138],"technique":[139],"introduced":[140],"quantizer":[143,161],"cutting":[144],"number":[146],"its":[148],"slices":[149],"half.":[151],"FPGA":[152],"synthesis":[153],"results":[154,168],"both":[156],"methodologies":[163],"are":[164,169],"discussed":[165],"their":[167],"presented.":[170],"Moreover,":[171],"comparison":[173],"terms":[175],"Signal-to-Noise-and-Distortion":[177],"Ratio":[178],"(SNDR)":[179],"conventional":[184],"also":[187],"presented":[188],"illustrate":[190],"capabilities":[193],"consider":[200],"viable":[204],"choice":[205],"applications":[207],"where":[208],"single-bit":[209],"representation":[211],"required.":[213]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}