{"id":"https://openalex.org/W2620721484","doi":"https://doi.org/10.1109/mocast.2017.7937686","title":"Multi-operand logarithmic addition/subtraction based on Fractional Normalization","display_name":"Multi-operand logarithmic addition/subtraction based on Fractional Normalization","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2620721484","doi":"https://doi.org/10.1109/mocast.2017.7937686","mag":"2620721484"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2017.7937686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026672129","display_name":"Giorgos Tsiaras","orcid":null},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Giorgos Tsiaras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Patras, GREECE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Patras, GREECE","institution_ids":["https://openalex.org/I174878644"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5021252086","display_name":"Vassilis Paliouras","orcid":"https://orcid.org/0000-0002-1414-7500"},"institutions":[{"id":"https://openalex.org/I174878644","display_name":"University of Patras","ror":"https://ror.org/017wvtq80","country_code":"GR","type":"education","lineage":["https://openalex.org/I174878644"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vassilis Paliouras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Patras, Patras, GREECE"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Patras, Patras, GREECE","institution_ids":["https://openalex.org/I174878644"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5026672129"],"corresponding_institution_ids":["https://openalex.org/I174878644"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.08932819,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.9773261547088623},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9406338334083557},{"id":"https://openalex.org/keywords/normalization","display_name":"Normalization (sociology)","score":0.8600307703018188},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.8462267518043518},{"id":"https://openalex.org/keywords/logarithm","display_name":"Logarithm","score":0.6976688504219055},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6263185739517212},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5477676391601562},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47402551770210266},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4649782180786133},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.41984865069389343},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4139402508735657},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.35036322474479675},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.28735774755477905},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.19388338923454285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10411384701728821}],"concepts":[{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.9773261547088623},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9406338334083557},{"id":"https://openalex.org/C136886441","wikidata":"https://www.wikidata.org/wiki/Q926129","display_name":"Normalization (sociology)","level":2,"score":0.8600307703018188},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.8462267518043518},{"id":"https://openalex.org/C39927690","wikidata":"https://www.wikidata.org/wiki/Q11197","display_name":"Logarithm","level":2,"score":0.6976688504219055},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6263185739517212},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5477676391601562},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47402551770210266},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4649782180786133},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.41984865069389343},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4139402508735657},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.35036322474479675},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.28735774755477905},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.19388338923454285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10411384701728821},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C19165224","wikidata":"https://www.wikidata.org/wiki/Q23404","display_name":"Anthropology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2017.7937686","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937686","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1515498810","https://openalex.org/W1998747003","https://openalex.org/W2024178767","https://openalex.org/W2045146697","https://openalex.org/W2111013824","https://openalex.org/W2126360616","https://openalex.org/W2145979813","https://openalex.org/W2756696630"],"related_works":["https://openalex.org/W2967107136","https://openalex.org/W2072220574","https://openalex.org/W4285082868","https://openalex.org/W2476677144","https://openalex.org/W2162004439","https://openalex.org/W2558076308","https://openalex.org/W2186305054","https://openalex.org/W4317402486","https://openalex.org/W2015084332","https://openalex.org/W2120552212"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,101],"method":[4,40],"for":[5,96,107],"adding":[6],"several":[7],"numbers":[8],"represented":[9],"in":[10,45],"the":[11,22,25,33,65,69,81,108],"Logarithmic":[12],"Number":[13],"System":[14],"(LNS).":[15],"The":[16,29,61,88],"proposed":[17,89],"technique":[18],"is":[19],"based":[20],"on":[21],"normalization":[23],"towards":[24],"largest":[26],"input":[27],"number.":[28],"distinct":[30],"steps":[31],"of":[32,110],"original":[34,66],"two-input":[35],"addition/subtraction":[36],"using":[37,100],"Fractional":[38],"Normalization":[39],"(FN)":[41],"[1]":[42],"are":[43,57,92],"modified":[44,76],"order":[46],"to":[47],"achieve":[48],"performance":[49,99],"and":[50,59,80,94,98,115],"reduce":[51],"hardware":[52],"requirements.":[53],"Three":[54],"multi-operand":[55,90],"adders":[56,91],"analyzed":[58],"compared:":[60],"first":[62],"architecture":[63,83],"uses":[64,72,84],"FN":[67,77],"method,":[68,79],"second":[70],"one":[71],"an":[73,116],"introduced":[74],"two-step":[75],"(MFN)":[78],"third":[82],"full":[85],"MFN":[86],"method.":[87],"synthesized":[93],"evaluated":[95],"complexity":[97],"65-nm":[102],"0.9V":[103],"UMC":[104],"CMOS":[105],"library,":[106],"cases":[109],"4,":[111],"8,":[112],"16":[113],"inputs":[114],"11-bit":[117],"word":[118],"length.":[119]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}