{"id":"https://openalex.org/W2620932626","doi":"https://doi.org/10.1109/mocast.2017.7937663","title":"Loop pipelining in high-level synthesis with CCC","display_name":"Loop pipelining in high-level synthesis with CCC","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2620932626","doi":"https://doi.org/10.1109/mocast.2017.7937663","mag":"2620932626"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2017.7937663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075745979","display_name":"Georgios Dimitriou","orcid":"https://orcid.org/0000-0002-1726-9044"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Georgios Dimitriou","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103219021","display_name":"Michael Dossis","orcid":"https://orcid.org/0000-0002-0178-2054"},"institutions":[{"id":"https://openalex.org/I149588736","display_name":"Technological Educational Institute of Central Macedonia","ror":"https://ror.org/01mw24p94","country_code":"GR","type":"education","lineage":["https://openalex.org/I149588736"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Michael Dossis","raw_affiliation_strings":["Dept. of Inf. Engineering, TEI of W. Macedonia, Kastoria, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Inf. Engineering, TEI of W. Macedonia, Kastoria, Greece","institution_ids":["https://openalex.org/I149588736"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065041833","display_name":"Georgios Stamoulis","orcid":"https://orcid.org/0000-0001-7248-8197"},"institutions":[{"id":"https://openalex.org/I145722265","display_name":"University of Thessaly","ror":"https://ror.org/04v4g9h31","country_code":"GR","type":"education","lineage":["https://openalex.org/I145722265"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Stamoulis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Thessaly, Volos, Greece","institution_ids":["https://openalex.org/I145722265"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075745979"],"corresponding_institution_ids":["https://openalex.org/I145722265"],"apc_list":null,"apc_paid":null,"fwci":0.4631,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.6060044,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/compiler","display_name":"Compiler","score":0.9019908905029297},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8547214269638062},{"id":"https://openalex.org/keywords/software-pipelining","display_name":"Software pipelining","score":0.6731574535369873},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.6483908891677856},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5592188239097595},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5483383536338806},{"id":"https://openalex.org/keywords/optimizing-compiler","display_name":"Optimizing compiler","score":0.5228933691978455},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5171524882316589},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4565131664276123},{"id":"https://openalex.org/keywords/interprocedural-optimization","display_name":"Interprocedural optimization","score":0.44094857573509216},{"id":"https://openalex.org/keywords/program-optimization","display_name":"Program optimization","score":0.4125763773918152},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.25527364015579224},{"id":"https://openalex.org/keywords/loop-optimization","display_name":"Loop optimization","score":0.22175133228302002},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.08595627546310425}],"concepts":[{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.9019908905029297},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8547214269638062},{"id":"https://openalex.org/C188854837","wikidata":"https://www.wikidata.org/wiki/Q268469","display_name":"Software pipelining","level":3,"score":0.6731574535369873},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.6483908891677856},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5592188239097595},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5483383536338806},{"id":"https://openalex.org/C190902152","wikidata":"https://www.wikidata.org/wiki/Q1325106","display_name":"Optimizing compiler","level":3,"score":0.5228933691978455},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5171524882316589},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4565131664276123},{"id":"https://openalex.org/C111564260","wikidata":"https://www.wikidata.org/wiki/Q4288856","display_name":"Interprocedural optimization","level":5,"score":0.44094857573509216},{"id":"https://openalex.org/C139571649","wikidata":"https://www.wikidata.org/wiki/Q1156793","display_name":"Program optimization","level":3,"score":0.4125763773918152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.25527364015579224},{"id":"https://openalex.org/C29331672","wikidata":"https://www.wikidata.org/wiki/Q3354468","display_name":"Loop optimization","level":4,"score":0.22175133228302002},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.08595627546310425}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mocast.2017.7937663","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937663","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},{"id":"pmh:oai:ir.lib.uth.gr:11615/73337","is_oa":false,"landing_page_url":"http://hdl.handle.net/11615/73337","pdf_url":null,"source":{"id":"https://openalex.org/S4306400243","display_name":"University of Thessaly Institutional Repository (University of Thessaly)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I145722265","host_organization_name":"University of Thessaly","host_organization_lineage":["https://openalex.org/I145722265"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies, MOCAST 2017","raw_type":"conferenceItem"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1977813547","https://openalex.org/W2071189607","https://openalex.org/W2082085231","https://openalex.org/W2091452063","https://openalex.org/W2098515772","https://openalex.org/W2115572397","https://openalex.org/W2138092512","https://openalex.org/W2165187428","https://openalex.org/W2507391457","https://openalex.org/W4239489018","https://openalex.org/W6674431967"],"related_works":["https://openalex.org/W1488300410","https://openalex.org/W2083681681","https://openalex.org/W2577630842","https://openalex.org/W4220800565","https://openalex.org/W1597127505","https://openalex.org/W2766929565","https://openalex.org/W2113798250","https://openalex.org/W2013570895","https://openalex.org/W2160484790","https://openalex.org/W2324321492"],"abstract_inverted_index":{"High-level":[0],"synthesis":[1,30,55,118],"allows":[2],"the":[3,15,60,81,105,111,115,137,148,152,158],"use":[4],"of":[5,83,107,114,134,140],"high-level":[6,29,54,117],"programming":[7,13,47],"languages":[8,19],"for":[9,94],"hardware":[10,24,49,75,98],"design.":[11],"Traditional":[12],"with":[14],"C":[16],"and":[17,48,97,120,151],"ADA":[18],"can":[20,42,67,88],"lead":[21,129],"to":[22,72,130],"efficient":[23],"description":[25],"through":[26],"recently":[27],"developed":[28],"tools.":[31],"Compilers":[32],"play":[33],"an":[34],"important":[35],"role":[36],"in":[37,70,90,110,121,136],"this":[38,101],"process,":[39],"since":[40,86],"they":[41,87],"bridge":[43],"differences":[44],"between":[45],"software":[46,96],"design":[50],"methodologies,":[51],"thus":[52],"making":[53],"tools":[56],"better":[57],"accepted":[58],"by":[59],"scientific":[61],"community.":[62],"Furthermore,":[63],"modern":[64],"compiler":[65,84,113],"optimizations":[66],"be":[68],"employed":[69],"order":[71],"obtain":[73],"optimal":[74],"descriptions.":[76],"Loop":[77],"transformations":[78],"are":[79],"often":[80],"focus":[82],"optimizations,":[85],"result":[89],"significant":[91],"performance":[92],"improvement,":[93],"both":[95],"programming.":[99],"In":[100],"paper,":[102],"we":[103,123],"discuss":[104],"implementation":[106],"loop":[108],"pipelining":[109],"front-end":[112],"CCC":[116],"tool,":[119],"particular":[122],"present":[124,143],"new":[125],"optimization":[126],"techniques":[127],"that":[128],"a":[131],"decreased":[132],"number":[133],"states":[135],"FSM-based":[138],"output":[139],"CCC.":[141],"We":[142],"several":[144],"experiments":[145],"conducted":[146],"on":[147],"Livermore":[149],"loops":[150],"MPEG2":[153],"open-source":[154],"code,":[155],"which":[156],"prove":[157],"claimed":[159],"improvement.":[160]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}