{"id":"https://openalex.org/W2620735161","doi":"https://doi.org/10.1109/mocast.2017.7937647","title":"Code sharing in CPLD-based Moore FSMs","display_name":"Code sharing in CPLD-based Moore FSMs","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2620735161","doi":"https://doi.org/10.1109/mocast.2017.7937647","mag":"2620735161"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2017.7937647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114017949","display_name":"Alexander Barkalov","orcid":null},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":true,"raw_author_name":"Alexander Barkalov","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079123162","display_name":"Larysa Titarenko","orcid":"https://orcid.org/0000-0001-9558-3322"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Larysa Titarenko","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029981129","display_name":"Jacek Bieganowski","orcid":"https://orcid.org/0000-0002-3566-6211"},"institutions":[{"id":"https://openalex.org/I46305939","display_name":"University of Zielona G\u00f3ra","ror":"https://ror.org/04fzm7v55","country_code":"PL","type":"education","lineage":["https://openalex.org/I46305939"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jacek Bieganowski","raw_affiliation_strings":["Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Computer, Electrical and Control Engineering, University of Zielona G\u00f3ra, Zielona G\u00f3ra, Poland","institution_ids":["https://openalex.org/I46305939"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5114017949"],"corresponding_institution_ids":["https://openalex.org/I46305939"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0626265,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"19","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10142","display_name":"Formal Methods in Verification","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7933873534202576},{"id":"https://openalex.org/keywords/complex-programmable-logic-device","display_name":"Complex programmable logic device","score":0.7456521987915039},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.6145046949386597},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.5214526057243347},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.46660134196281433},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.45736369490623474},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.42660874128341675},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4262572228908539},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40181687474250793},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3815656304359436},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3794774115085602},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30043643712997437},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13298720121383667},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.06970864534378052}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7933873534202576},{"id":"https://openalex.org/C128315158","wikidata":"https://www.wikidata.org/wiki/Q1063858","display_name":"Complex programmable logic device","level":2,"score":0.7456521987915039},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.6145046949386597},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.5214526057243347},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.46660134196281433},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.45736369490623474},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.42660874128341675},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4262572228908539},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40181687474250793},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3815656304359436},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3794774115085602},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30043643712997437},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13298720121383667},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.06970864534378052},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2017.7937647","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937647","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W251131796","https://openalex.org/W626514594","https://openalex.org/W1489025655","https://openalex.org/W1976773275","https://openalex.org/W2021809750","https://openalex.org/W2057209099","https://openalex.org/W2074266025","https://openalex.org/W2090653668","https://openalex.org/W2093241646","https://openalex.org/W2101276571","https://openalex.org/W2150864685","https://openalex.org/W2165029601","https://openalex.org/W2292811546","https://openalex.org/W2483541570","https://openalex.org/W4213095369","https://openalex.org/W4230904455","https://openalex.org/W4243709749"],"related_works":["https://openalex.org/W2377550872","https://openalex.org/W2360740085","https://openalex.org/W2385921194","https://openalex.org/W2384544459","https://openalex.org/W2376200743","https://openalex.org/W1611186217","https://openalex.org/W2039937875","https://openalex.org/W584662994","https://openalex.org/W2368440616","https://openalex.org/W2354704460"],"abstract_inverted_index":{"A":[0],"method":[1,17,51],"of":[2,10,23,47,49],"hardware":[3],"reduction":[4],"is":[5,18,33,52],"proposed":[6,50],"for":[7],"logic":[8],"circuits":[9],"Moore":[11],"FSMs":[12],"implemented":[13],"with":[14],"CPLDs.":[15],"The":[16,26],"based":[19],"on":[20],"the":[21,35],"idea":[22],"code":[24],"sharing.":[25],"main":[27],"difference":[28],"from":[29],"already":[30],"known":[31],"methods":[32],"that":[34],"counter":[36],"increases":[37],"its":[38],"content":[39],"during":[40],"conditional":[41],"and":[42],"unconditional":[43],"transitions.":[44],"An":[45],"example":[46],"application":[48],"given.":[53]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}