{"id":"https://openalex.org/W2621362812","doi":"https://doi.org/10.1109/mocast.2017.7937637","title":"Spark acceleration on FPGAs: A use case on machine learning in Pynq","display_name":"Spark acceleration on FPGAs: A use case on machine learning in Pynq","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2621362812","doi":"https://doi.org/10.1109/mocast.2017.7937637","mag":"2621362812"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2017.7937637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006269716","display_name":"Elias Koromilas","orcid":null},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Elias Koromilas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009279802","display_name":"Ioannis Stamelos","orcid":"https://orcid.org/0000-0001-9440-3633"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Ioannis Stamelos","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105515446","display_name":"Christoforos Kachris","orcid":"https://orcid.org/0000-0003-0818-1902"},"institutions":[{"id":"https://openalex.org/I4210144519","display_name":"Institute of Communication and Computer Systems","ror":"https://ror.org/0483fn738","country_code":"GR","type":"nonprofit","lineage":["https://openalex.org/I4210144519"]},{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Christoforos Kachris","raw_affiliation_strings":["Institute of Communication and Computer Systems (ICCS/NTUA), Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Institute of Communication and Computer Systems (ICCS/NTUA), Athens, Greece","institution_ids":["https://openalex.org/I174458059","https://openalex.org/I4210144519"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043131021","display_name":"Dimitrios Soudris","orcid":"https://orcid.org/0000-0002-6930-6847"},"institutions":[{"id":"https://openalex.org/I174458059","display_name":"National Technical University of Athens","ror":"https://ror.org/03cx6bg69","country_code":"GR","type":"education","lineage":["https://openalex.org/I174458059"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Dimitrios Soudris","raw_affiliation_strings":["Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, National Technical University of Athens, Athens, Greece","institution_ids":["https://openalex.org/I174458059"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5006269716"],"corresponding_institution_ids":["https://openalex.org/I174458059"],"apc_list":null,"apc_paid":null,"fwci":2.4785,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.90570306,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.8630352020263672},{"id":"https://openalex.org/keywords/spark","display_name":"SPARK (programming language)","score":0.8158928155899048},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7846368551254272},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7362115383148193},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7035675644874573},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5756357908248901},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5051985383033752},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.410228967666626},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.29305723309516907},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.25428903102874756},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.14040228724479675}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.8630352020263672},{"id":"https://openalex.org/C2781215313","wikidata":"https://www.wikidata.org/wiki/Q3493345","display_name":"SPARK (programming language)","level":2,"score":0.8158928155899048},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7846368551254272},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7362115383148193},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7035675644874573},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5756357908248901},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5051985383033752},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.410228967666626},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.29305723309516907},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.25428903102874756},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.14040228724479675},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2017.7937637","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937637","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320332999","display_name":"Horizon 2020 Framework Programme","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1966241942","https://openalex.org/W2006312753","https://openalex.org/W2043542037","https://openalex.org/W2098335003","https://openalex.org/W2131975293","https://openalex.org/W2524556139","https://openalex.org/W4248265791"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2157978810","https://openalex.org/W2597809628","https://openalex.org/W3046370962"],"abstract_inverted_index":{"Spark":[0,12,56,128],"is":[1,79],"one":[2],"of":[3,37,55,63,122],"the":[4,34,47,96,108,112,119],"most":[5],"widely":[6],"used":[7,70],"frameworks":[8],"for":[9,16,33],"data":[10,38],"analytics.":[11],"allows":[13,59],"fast":[14,61],"development":[15,120],"several":[17],"applications":[18],"like":[19],"machine":[20,84],"learning,":[21],"graph":[22],"computations,":[23],"etc.":[24],"In":[25],"this":[26],"paper,":[27],"we":[28],"present":[29],"Spynq:":[30],"A":[31],"framework":[32],"efficient":[35],"deployment":[36,62],"analytics":[39],"on":[40,46,57,88,127],"embedded":[41,64,123],"systems":[42,67,126],"that":[43,60,68,95],"are":[44,69],"based":[45,87],"heterogeneous":[48,97],"MPSoC":[49,99],"FPGA":[50],"called":[51],"Pynq.":[52],"The":[53,76,91],"mapping":[54],"Pynq":[58],"and":[65,73,115,124],"cyber-physical":[66,125],"in":[71,81,111],"edge":[72],"fog":[74],"computing.":[75],"proposed":[77],"platform":[78],"evaluated":[80],"a":[82],"typical":[83],"learning":[85],"application":[86],"logistic":[89],"regression.":[90],"performance":[92],"evaluation":[93],"shows":[94],"FPGA-based":[98],"can":[100,116],"achieve":[101],"up":[102],"to":[103,107],"11\u00d7":[104],"speedup":[105],"compared":[106],"execution":[109],"time":[110,121],"ARM":[113],"cores":[114],"reduce":[117],"significantly":[118],"applications.":[129]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}