{"id":"https://openalex.org/W2621122594","doi":"https://doi.org/10.1109/mocast.2017.7937617","title":"Pole-zero estimation and analysis of op-amp design with negative Miller compensation","display_name":"Pole-zero estimation and analysis of op-amp design with negative Miller compensation","publication_year":2017,"publication_date":"2017-05-01","ids":{"openalex":"https://openalex.org/W2621122594","doi":"https://doi.org/10.1109/mocast.2017.7937617","mag":"2621122594"},"language":"en","primary_location":{"id":"doi:10.1109/mocast.2017.7937617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5028677131","display_name":"Muhaned Zaidi","orcid":"https://orcid.org/0000-0002-1307-2789"},"institutions":[{"id":"https://openalex.org/I39498419","display_name":"University of Wasit","ror":"https://ror.org/02ee2t316","country_code":"IQ","type":"education","lineage":["https://openalex.org/I39498419"]},{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE","IQ"],"is_corresponding":true,"raw_author_name":"Muhaned Zaidi","raw_affiliation_strings":["Dep. Electronic and Computer Engineering, University of Limerick University of, Wasit"],"affiliations":[{"raw_affiliation_string":"Dep. Electronic and Computer Engineering, University of Limerick University of, Wasit","institution_ids":["https://openalex.org/I39498419","https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053889011","display_name":"Ian Grout","orcid":"https://orcid.org/0000-0003-1462-0481"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Ian Grout","raw_affiliation_strings":["Dep. Electronic and Computer Engineering, University of Limerick"],"affiliations":[{"raw_affiliation_string":"Dep. Electronic and Computer Engineering, University of Limerick","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040931536","display_name":"Abu Khari A\u2019ain","orcid":null},"institutions":[{"id":"https://openalex.org/I4576418","display_name":"University of Technology Malaysia","ror":"https://ror.org/026w31v75","country_code":"MY","type":"education","lineage":["https://openalex.org/I4576418"]}],"countries":["MY"],"is_corresponding":false,"raw_author_name":"Abu Khari A'ain","raw_affiliation_strings":["Dep. Electronic and Computer Engineering, Universiti Teknologi, Malaysia"],"affiliations":[{"raw_affiliation_string":"Dep. Electronic and Computer Engineering, Universiti Teknologi, Malaysia","institution_ids":["https://openalex.org/I4576418"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5028677131"],"corresponding_institution_ids":["https://openalex.org/I230495080","https://openalex.org/I39498419"],"apc_list":null,"apc_paid":null,"fwci":0.1275,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45791255,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"313","issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-margin","display_name":"Phase margin","score":0.7698793411254883},{"id":"https://openalex.org/keywords/transfer-function","display_name":"Transfer function","score":0.5857929587364197},{"id":"https://openalex.org/keywords/frequency-compensation","display_name":"Frequency compensation","score":0.5493367910385132},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5353055000305176},{"id":"https://openalex.org/keywords/open-loop-gain","display_name":"Open-loop gain","score":0.5025551319122314},{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.47977644205093384},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.46309590339660645},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.44371670484542847},{"id":"https://openalex.org/keywords/frequency-response","display_name":"Frequency response","score":0.4380939304828644},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4177379012107849},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4070643186569214},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.3222505748271942},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2982659637928009},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24927464127540588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1998148262500763}],"concepts":[{"id":"https://openalex.org/C81455027","wikidata":"https://www.wikidata.org/wiki/Q7180955","display_name":"Phase margin","level":5,"score":0.7698793411254883},{"id":"https://openalex.org/C81299745","wikidata":"https://www.wikidata.org/wiki/Q334269","display_name":"Transfer function","level":2,"score":0.5857929587364197},{"id":"https://openalex.org/C131782439","wikidata":"https://www.wikidata.org/wiki/Q1455581","display_name":"Frequency compensation","level":4,"score":0.5493367910385132},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5353055000305176},{"id":"https://openalex.org/C143931264","wikidata":"https://www.wikidata.org/wiki/Q5932986","display_name":"Open-loop gain","level":5,"score":0.5025551319122314},{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.47977644205093384},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.46309590339660645},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.44371670484542847},{"id":"https://openalex.org/C8590192","wikidata":"https://www.wikidata.org/wiki/Q1054694","display_name":"Frequency response","level":2,"score":0.4380939304828644},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4177379012107849},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4070643186569214},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.3222505748271942},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2982659637928009},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24927464127540588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1998148262500763},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mocast.2017.7937617","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mocast.2017.7937617","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W199223845","https://openalex.org/W1541193768","https://openalex.org/W1564201208","https://openalex.org/W2031649171","https://openalex.org/W2142963712","https://openalex.org/W2294407936","https://openalex.org/W3147616483","https://openalex.org/W4244649314","https://openalex.org/W6633675854","https://openalex.org/W6681421145"],"related_works":["https://openalex.org/W2184488849","https://openalex.org/W2969974063","https://openalex.org/W2394349332","https://openalex.org/W4379143675","https://openalex.org/W4379137522","https://openalex.org/W3166523572","https://openalex.org/W4246948342","https://openalex.org/W4387100143","https://openalex.org/W2033616634","https://openalex.org/W2391261001"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"pole-zero":[3],"estimation,":[4],"analysis":[5],"and":[6,37,53,65,68,78,91,121,139,145],"simplification":[7],"of":[8,119,129],"the":[9,79,97,109,117,126,130,142,146],"transfer":[10,99,110],"function":[11,100,111],"for":[12,55,75,83,123],"a":[13,25,47,134],"two-stage":[14],"operational":[15],"amplifier":[16],"(op-amp)":[17],"is":[18,24],"presented.":[19],"The":[20,42,88],"circuit":[21,84,98,144],"design":[22,43,76],"considered":[23],"folded":[26],"cascode":[27],"complementary":[28],"metal":[29],"oxide":[30],"semiconductor":[31],"(CMOS)":[32],"op-amp":[33],"incorporating":[34],"both":[35],"Miller":[36,39],"negative":[38],"frequency":[40,127],"compensation.":[41],"was":[44,73,102,137],"created":[45,138],"using":[46,105],"0.35":[48],"\u03bcm":[49],"CMOS":[50],"fabrication":[51],"process":[52],"analyzed":[54,104],"DC":[56],"gain,":[57],"unity":[58],"gain":[59,61],"frequency,":[60],"margin,":[62],"phase":[63],"margin":[64],"open-loop":[66],"pole":[67],"zero":[69],"locations.":[70],"Cadence":[71],"Virtuoso":[72],"used":[74,82,94],"entry":[77],"Spectre":[80],"simulator":[81],"level":[85],"simulation":[86,148],"studies.":[87],"extracted":[89],"poles":[90,120],"zeros":[92,122],"were":[93],"to":[95,112,141],"create":[96],"which":[101],"then":[103],"MATLAB.":[106],"This":[107],"allowed":[108],"be":[113],"simplified":[114],"by":[115],"reducing":[116],"numbers":[118],"comparison":[124],"with":[125],"response":[128],"original":[131,143],"circuit.":[132],"Finally,":[133],"Verilog-A":[135],"model":[136],"compared":[140],"MATLAB":[147],"study":[149],"results.":[150]},"counts_by_year":[{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}