{"id":"https://openalex.org/W2072510647","doi":"https://doi.org/10.1109/mmsp.2011.6093851","title":"A pipelined architecture for 4×4 intra frame mode decision in the high efficiency video coding","display_name":"A pipelined architecture for 4×4 intra frame mode decision in the high efficiency video coding","publication_year":2011,"publication_date":"2011-10-01","ids":{"openalex":"https://openalex.org/W2072510647","doi":"https://doi.org/10.1109/mmsp.2011.6093851","mag":"2072510647"},"language":"en","primary_location":{"id":"doi:10.1109/mmsp.2011.6093851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mmsp.2011.6093851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 13th International Workshop on Multimedia Signal Processing","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100324319","display_name":"Fu Li","orcid":"https://orcid.org/0000-0003-0319-0308"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Fu Li","raw_affiliation_strings":["Xidian University, Xian, China","Xidian University, Xi\u2019an, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Xidian University, Xian, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi\u2019an, China#TAB#","institution_ids":["https://openalex.org/I149594827"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101549504","display_name":"Guangming Shi","orcid":"https://orcid.org/0000-0003-2179-3292"},"institutions":[{"id":"https://openalex.org/I149594827","display_name":"Xidian University","ror":"https://ror.org/05s92vm98","country_code":"CN","type":"education","lineage":["https://openalex.org/I149594827"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guangming Shi","raw_affiliation_strings":["Xidian University, Xian, China","Xidian University, Xi\u2019an, China#TAB#"],"affiliations":[{"raw_affiliation_string":"Xidian University, Xian, China","institution_ids":["https://openalex.org/I149594827"]},{"raw_affiliation_string":"Xidian University, Xi\u2019an, China#TAB#","institution_ids":["https://openalex.org/I149594827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5100324319"],"corresponding_institution_ids":["https://openalex.org/I149594827"],"apc_list":null,"apc_paid":null,"fwci":1.2249,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.79200213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"2","issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11105","display_name":"Advanced Image Processing Techniques","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8014576435089111},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6090937256813049},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.5974631905555725},{"id":"https://openalex.org/keywords/computational-complexity-theory","display_name":"Computational complexity theory","score":0.5494255423545837},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.5483303070068359},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5477681159973145},{"id":"https://openalex.org/keywords/pipeline-transport","display_name":"Pipeline transport","score":0.5014486312866211},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.49471160769462585},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4799242615699768},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.45236465334892273},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4389340877532959},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42853885889053345},{"id":"https://openalex.org/keywords/algorithmic-efficiency","display_name":"Algorithmic efficiency","score":0.42704224586486816},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.41148680448532104},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.401028573513031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3671185076236725},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2960747480392456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.21082690358161926},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.1277400553226471},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.11051389575004578},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09250950813293457},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08213767409324646}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8014576435089111},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6090937256813049},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.5974631905555725},{"id":"https://openalex.org/C179799912","wikidata":"https://www.wikidata.org/wiki/Q205084","display_name":"Computational complexity theory","level":2,"score":0.5494255423545837},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.5483303070068359},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5477681159973145},{"id":"https://openalex.org/C175309249","wikidata":"https://www.wikidata.org/wiki/Q725864","display_name":"Pipeline transport","level":2,"score":0.5014486312866211},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.49471160769462585},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4799242615699768},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.45236465334892273},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4389340877532959},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42853885889053345},{"id":"https://openalex.org/C116709606","wikidata":"https://www.wikidata.org/wiki/Q1296251","display_name":"Algorithmic efficiency","level":3,"score":0.42704224586486816},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.41148680448532104},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.401028573513031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3671185076236725},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2960747480392456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.21082690358161926},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.1277400553226471},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.11051389575004578},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09250950813293457},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08213767409324646},{"id":"https://openalex.org/C87717796","wikidata":"https://www.wikidata.org/wiki/Q146326","display_name":"Environmental engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mmsp.2011.6093851","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mmsp.2011.6093851","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE 13th International Workshop on Multimedia Signal Processing","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1518815555","https://openalex.org/W2106219841","https://openalex.org/W2127370302","https://openalex.org/W2140199336","https://openalex.org/W2169161136"],"related_works":["https://openalex.org/W2391322781","https://openalex.org/W2594233795","https://openalex.org/W1836199784","https://openalex.org/W2053098484","https://openalex.org/W2077099355","https://openalex.org/W2185045962","https://openalex.org/W4311412447","https://openalex.org/W2122785682","https://openalex.org/W2529305063","https://openalex.org/W2575964431"],"abstract_inverted_index":{"Mode":[0],"decision":[1,47,118,141],"in":[2,17,31,48,107],"High":[3],"Efficient":[4],"Video":[5],"Coding":[6],"(HEVC)":[7],"is":[8,25],"occupied":[9],"more":[10],"than":[11],"half":[12],"of":[13,23,59,64,77,110],"the":[14,26,42,52,65,75,91,95,108,131],"computational":[15,53],"complexity":[16,106],"intra":[18,44],"frame":[19,45],"coding.":[20],"Block":[21],"size":[22],"4\u00d74":[24,43],"most":[27],"frequently":[28],"used":[29],"block":[30],"HM.":[32],"In":[33,74],"this":[34],"paper,":[35],"we":[36,80],"proposed":[37,81,100,132],"a":[38,82,101],"pipelined":[39],"architecture":[40,57,85,115,133],"for":[41,86,116,139],"mode":[46,117],"HEVC":[49],"to":[50],"improve":[51],"capability.":[54],"This":[55],"novel":[56],"consists":[58],"six-stage":[60],"pipelines,":[61],"and":[62,94,142],"each":[63],"pipelines":[66],"can":[67,89,143],"be":[68],"accomplished":[69],"within":[70],"24":[71],"clock":[72],"cycles.":[73],"pipeline":[76,109],"prediction":[78],"procedure,":[79],"folded":[83],"project-skip":[84],"prediction.":[87],"It":[88],"save":[90],"processing":[92],"latency":[93],"registers":[96],"considerably.":[97],"We":[98],"also":[99],"simplified":[102],"CAVLC":[103],"with":[104,122],"low":[105],"bits":[111],"estimation":[112],"procedure.":[113],"The":[114],"has":[119],"been":[120],"evaluated":[121],"TSMC":[123],"0.13\u03bcm":[124],"CMOS":[125],"technology.":[126],"Synthesized":[127],"results":[128],"show":[129],"that":[130],"only":[134],"needs":[135],"99K":[136],"logic":[137],"gates":[138],"modes":[140],"run":[144],"at":[145],"165":[146],"MHz":[147],"operation":[148],"frequency.":[149]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}