{"id":"https://openalex.org/W4400448287","doi":"https://doi.org/10.1109/mm.2024.3422668","title":"Puss in Boots: Formalizing Arm\u2019s Virtual Memory System Architecture","display_name":"Puss in Boots: Formalizing Arm\u2019s Virtual Memory System Architecture","publication_year":2024,"publication_date":"2024-07-09","ids":{"openalex":"https://openalex.org/W4400448287","doi":"https://doi.org/10.1109/mm.2024.3422668"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2024.3422668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2024.3422668","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://inria.hal.science/hal-04870500/document","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5020411788","display_name":"Jade Alglave","orcid":"https://orcid.org/0000-0002-8335-0852"},"institutions":[{"id":"https://openalex.org/I2801109035","display_name":"ARM (United Kingdom)","ror":"https://ror.org/04mmhzs81","country_code":"GB","type":"company","lineage":["https://openalex.org/I2801109035"]},{"id":"https://openalex.org/I45129253","display_name":"University College London","ror":"https://ror.org/02jx3x895","country_code":"GB","type":"education","lineage":["https://openalex.org/I124357947","https://openalex.org/I45129253"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Jade Alglave","raw_affiliation_strings":["University College London, London, U.K","Arm Ltd, Cambridge, UK"],"affiliations":[{"raw_affiliation_string":"University College London, London, U.K","institution_ids":["https://openalex.org/I45129253"]},{"raw_affiliation_string":"Arm Ltd, Cambridge, UK","institution_ids":["https://openalex.org/I2801109035"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006545282","display_name":"Richard Grisenthwaite","orcid":"https://orcid.org/0000-0002-0594-3206"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Richard Grisenthwaite","raw_affiliation_strings":["Arm Ltd, Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"Arm Ltd, Cambridge, U.K","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029787951","display_name":"Artem Khyzha","orcid":"https://orcid.org/0000-0002-6781-9665"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Artem Khyzha","raw_affiliation_strings":["Arm Ltd, Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"Arm Ltd, Cambridge, U.K","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002264496","display_name":"Luc Maranget","orcid":"https://orcid.org/0000-0001-5312-7759"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Luc Maranget","raw_affiliation_strings":["Institut National de Recherche en Sciences et Technologies du Numérique, Paris, France"],"affiliations":[{"raw_affiliation_string":"Institut National de Recherche en Sciences et Technologies du Numérique, Paris, France","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061553752","display_name":"Nikos Nikoleris","orcid":"https://orcid.org/0000-0001-5811-3110"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Nikos Nikoleris","raw_affiliation_strings":["Arm Ltd, Cambridge, U.K"],"affiliations":[{"raw_affiliation_string":"Arm Ltd, Cambridge, U.K","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5020411788"],"corresponding_institution_ids":["https://openalex.org/I2801109035","https://openalex.org/I45129253"],"apc_list":null,"apc_paid":null,"fwci":2.5562,"has_fulltext":true,"cited_by_count":5,"citation_normalized_percentile":{"value":0.90549313,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"44","issue":"6","first_page":"83","last_page":"91"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8464649319648743},{"id":"https://openalex.org/keywords/virtual-machine","display_name":"Virtual machine","score":0.5693747401237488},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.564540445804596},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5507211089134216},{"id":"https://openalex.org/keywords/kernel","display_name":"Kernel (algebra)","score":0.5020706653594971},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.48228052258491516},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.475511372089386},{"id":"https://openalex.org/keywords/feature","display_name":"Feature (linguistics)","score":0.4720027446746826},{"id":"https://openalex.org/keywords/robotic-arm","display_name":"Robotic arm","score":0.4513470530509949},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.45029139518737793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4434170722961426},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.21761813759803772},{"id":"https://openalex.org/keywords/database","display_name":"Database","score":0.09933581948280334}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8464649319648743},{"id":"https://openalex.org/C25344961","wikidata":"https://www.wikidata.org/wiki/Q192726","display_name":"Virtual machine","level":2,"score":0.5693747401237488},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.564540445804596},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5507211089134216},{"id":"https://openalex.org/C74193536","wikidata":"https://www.wikidata.org/wiki/Q574844","display_name":"Kernel (algebra)","level":2,"score":0.5020706653594971},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.48228052258491516},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.475511372089386},{"id":"https://openalex.org/C2776401178","wikidata":"https://www.wikidata.org/wiki/Q12050496","display_name":"Feature (linguistics)","level":2,"score":0.4720027446746826},{"id":"https://openalex.org/C150415221","wikidata":"https://www.wikidata.org/wiki/Q40687","display_name":"Robotic arm","level":2,"score":0.4513470530509949},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.45029139518737793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4434170722961426},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.21761813759803772},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.09933581948280334},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C41895202","wikidata":"https://www.wikidata.org/wiki/Q8162","display_name":"Linguistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2024.3422668","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2024.3422668","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:HAL:hal-04870500v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-04870500","pdf_url":"https://inria.hal.science/hal-04870500/document","source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro, 2024, 44 (6), pp.83-91. ⟨10.1109/MM.2024.3422668⟩","raw_type":"Journal articles"}],"best_oa_location":{"id":"pmh:oai:HAL:hal-04870500v1","is_oa":true,"landing_page_url":"https://inria.hal.science/hal-04870500","pdf_url":"https://inria.hal.science/hal-04870500/document","source":{"id":"https://openalex.org/S4406922466","display_name":"SPIRE - Sciences Po Institutional REpository","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro, 2024, 44 (6), pp.83-91. ⟨10.1109/MM.2024.3422668⟩","raw_type":"Journal articles"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W4400448287.pdf"},"referenced_works_count":5,"referenced_works":["https://openalex.org/W2738891045","https://openalex.org/W3042371961","https://openalex.org/W3184568883","https://openalex.org/W3205972330","https://openalex.org/W4226096346"],"related_works":["https://openalex.org/W378046142","https://openalex.org/W2397341981","https://openalex.org/W2589382532","https://openalex.org/W2963368659","https://openalex.org/W2766805053","https://openalex.org/W4213402257","https://openalex.org/W2134918975","https://openalex.org/W2806078396","https://openalex.org/W4387383942","https://openalex.org/W1593030920"],"abstract_inverted_index":{"We":[0,54],"present":[1,36],"our":[2,37,73],"formalization":[3],"of":[4,28,68,85,107,116,119],"Arm\u2019s":[5],"Virtual":[6,51],"Memory":[7],"System":[8],"Architecture":[9,31],"(VMSA).":[10],"This":[11],"work":[12],"has":[13],"been":[14],"developed":[15],"with,":[16],"and":[17,21,24,133],"ratified":[18],"by,":[19],"Arm":[20,30,69,95,129],"its":[22,98],"partners,":[23],"is":[25],"now":[26],"part":[27,106],"the":[29,49,83,114,120],"Reference":[32],"Manual.":[33],"Additionally,":[34],"we":[35,110],"experimental":[38],"validation":[39],"methodology,":[40],"which":[41,93,127],"required":[42],"extending":[43],"KVM-unit-tests,":[44],"a":[45,66,86,117,137],"test":[46],"harness":[47],"for":[48],"Kernel":[50],"Machine":[52],"(KVM).":[53],"used":[55],"this":[56,108],"infrastructure":[57],"to":[58,82,96,100,130],"run":[59],"around":[60],"1300":[61],"VMSA":[62,121],"litmus":[63],"tests":[64],"on":[65],"variety":[67],"machines,":[70],"thereby":[71],"validating":[72],"model":[74],"w.r.t.":[75],"existing":[76],"hardware.":[77],"Our":[78],"testing":[79],"uncovered":[80,111],"infidelities":[81],"definition":[84,115],"feature":[87,118,139],"called":[88,122,140],"Translation":[89,124],"Table":[90],"Hardware":[91],"Management,":[92],"led":[94,128],"relax":[97],"architecture":[99],"accommodate":[101],"those":[102],"cases.":[103],"Finally,":[104],"as":[105],"work,":[109],"subtleties":[112],"in":[113],"Enhanced":[123],"Synchronization":[125],"(ETS),":[126],"deprecate":[131],"ETS":[132],"replace":[134],"it":[135],"with":[136],"stronger":[138],"ETS2.":[141]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-03-11T14:59:36.786465","created_date":"2025-10-10T00:00:00"}