{"id":"https://openalex.org/W4392719523","doi":"https://doi.org/10.1109/mm.2024.3375070","title":"AMD Next-Generation \u201cZen 4\u201d Core and 4th Gen AMD EPYC Server CPUs","display_name":"AMD Next-Generation \u201cZen 4\u201d Core and 4th Gen AMD EPYC Server CPUs","publication_year":2024,"publication_date":"2024-03-12","ids":{"openalex":"https://openalex.org/W4392719523","doi":"https://doi.org/10.1109/mm.2024.3375070"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2024.3375070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2024.3375070","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114500312","display_name":"Ravi Bhargava","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ravi Bhargava","raw_affiliation_strings":["AMD, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"AMD, Austin, TX, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5092947136","display_name":"Kai Troester","orcid":"https://orcid.org/0009-0000-9265-2687"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Kai Troester","raw_affiliation_strings":["AMD, Boxborough, MA, USA"],"affiliations":[{"raw_affiliation_string":"AMD, Boxborough, MA, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5114500312"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":10.5805,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.99151273,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":100},"biblio":{"volume":"44","issue":"3","first_page":"8","last_page":"17"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06930000334978104,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.06930000334978104,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7395458817481995},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6539493799209595},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.43789276480674744},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3702329397201538},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.33447012305259705}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7395458817481995},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6539493799209595},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.43789276480674744},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3702329397201538},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.33447012305259705}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2024.3375070","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2024.3375070","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W3016212306","https://openalex.org/W3137509183","https://openalex.org/W4220943275","https://openalex.org/W4360605760"],"related_works":["https://openalex.org/W2899084033","https://openalex.org/W1993191611","https://openalex.org/W2023938924","https://openalex.org/W2918840249","https://openalex.org/W1991859582","https://openalex.org/W2110053126","https://openalex.org/W2079303253","https://openalex.org/W2104702637","https://openalex.org/W4248099758","https://openalex.org/W2979015021"],"abstract_inverted_index":{"The":[0,85],"4th":[1],"generation":[2,53,103],"AMD":[3,104,143],"EPYC":[4,105],"<sup":[5],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[6,45,100],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">\u2122</sup>":[7],"server":[8],"processor":[9,39,106,122],"family":[10,26,107],"brings":[11],"the":[12,17,51,63,78,131],"\u201cZen":[13,47,64,86],"4\u201d":[14,48],"core":[15,49,88,140],"to":[16,35,40,109],"data":[18],"center":[19],"and":[20,23,57,75,118,136,146],"cloud":[21],"market":[22,42],"introduces":[24],"a":[25,69,95,112,120,124],"of":[27,54,80,134,141,152],"unique":[28],"processors":[29],"that":[30],"leverage":[31],"advanced":[32],"chiplet":[33,147],"architecture":[34],"efficiently":[36],"optimize":[37],"each":[38],"specific":[41],"needs.":[43],"<p":[44,99],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">The":[46,101],"is":[50],"latest":[52],"AMD\u2019s":[55],"high-performance":[56],"power-efficient":[58,126],"x86":[59],"cores.":[60],"Based":[61],"on":[62],"3\u201d":[65],"microarchitecture,":[66],"it":[67],"delivers":[68],"major":[70],"step":[71],"in":[72],"power":[73,81,91],"efficiency":[74,92],"performance":[76,133,138],"with":[77,123],"inclusion":[79],"efficient":[82],"AVX-512":[83],"support.":[84],"4c\u201d":[87],"further":[89],"improves":[90],"by":[93],"targeting":[94],"lower":[96],"boost":[97],"frequency.":[98],"4<sup>th</sup>":[102],"expands":[108],"include":[110],"\u201cBergamo,\u201d":[111],"high":[113],"core-count,":[114],"power-efficient,":[115],"cloud-focused":[116],"processor,":[117],"\u201cSiena,\u201d":[119],"high-capability":[121],"streamlined,":[125],"form":[127],"factor.":[128],"These":[129],"complement":[130],"record-breaking":[132],"\u201cGenoa\u201d":[135],"massive":[137],"per":[139],"\u201cGenoa-X.\u201d":[142],"customer-focused":[144],"approach":[145],"design":[148],"enable":[149],"timely":[150],"delivery":[151],"these":[153],"industry-leading":[154],"processors.":[155]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":13},{"year":2024,"cited_by_count":5}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2024-03-13T00:00:00"}