{"id":"https://openalex.org/W4360594753","doi":"https://doi.org/10.1109/mm.2023.3260186","title":"The AMD 400-G Adaptive SmartNIC System on Chip: A Technology Preview","display_name":"The AMD 400-G Adaptive SmartNIC System on Chip: A Technology Preview","publication_year":2023,"publication_date":"2023-03-22","ids":{"openalex":"https://openalex.org/W4360594753","doi":"https://doi.org/10.1109/mm.2023.3260186"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2023.3260186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2023.3260186","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050847957","display_name":"Jaideep Dastidar","orcid":"https://orcid.org/0000-0003-4851-3350"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jaideep Dastidar","raw_affiliation_strings":["Adaptive and Embedded Computing Group, AMD, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-4851-3350","affiliations":[{"raw_affiliation_string":"Adaptive and Embedded Computing Group, AMD, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048235990","display_name":"David Riddoch","orcid":"https://orcid.org/0009-0005-7906-4115"},"institutions":[{"id":"https://openalex.org/I4210165591","display_name":"Network Group (Czechia)","ror":"https://ror.org/055hmgs82","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210165591"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"David Riddoch","raw_affiliation_strings":["Network Architecture Team,, AMD, Cambridge, U.K"],"raw_orcid":"https://orcid.org/0009-0005-7906-4115","affiliations":[{"raw_affiliation_string":"Network Architecture Team,, AMD, Cambridge, U.K","institution_ids":["https://openalex.org/I4210165591"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102913304","display_name":"Jason Moore","orcid":"https://orcid.org/0009-0008-1629-4038"},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jason Moore","raw_affiliation_strings":["Adaptive and Embedded Computing Group,, AMD, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0009-0008-1629-4038","affiliations":[{"raw_affiliation_string":"Adaptive and Embedded Computing Group,, AMD, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037783929","display_name":"Steven W. Pope","orcid":"https://orcid.org/0009-0009-0114-8713"},"institutions":[{"id":"https://openalex.org/I4210165591","display_name":"Network Group (Czechia)","ror":"https://ror.org/055hmgs82","country_code":"CZ","type":"company","lineage":["https://openalex.org/I4210165591"]}],"countries":["CZ"],"is_corresponding":false,"raw_author_name":"Steven Pope","raw_affiliation_strings":["Network Architecture Team,, AMD, Cambridge, U.K"],"raw_orcid":"https://orcid.org/0009-0009-0114-8713","affiliations":[{"raw_affiliation_string":"Network Architecture Team,, AMD, Cambridge, U.K","institution_ids":["https://openalex.org/I4210165591"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5059312623","display_name":"Jim Wesselkamper","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Wesselkamper","raw_affiliation_strings":["Adaptive and Embedded Computing Group,, AMD, San Jose, CA, USA"],"raw_orcid":"https://orcid.org/0009-0007-9171-4744","affiliations":[{"raw_affiliation_string":"Adaptive and Embedded Computing Group,, AMD, San Jose, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5050847957"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":2.5578,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.89772983,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":95,"max":98},"biblio":{"volume":"43","issue":"3","first_page":"40","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8329372406005859},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7169011831283569},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.44637781381607056},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4435630142688751},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.43561217188835144},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3566986918449402},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32140010595321655},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.29737886786460876}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8329372406005859},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7169011831283569},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.44637781381607056},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4435630142688751},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.43561217188835144},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3566986918449402},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32140010595321655},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.29737886786460876},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2023.3260186","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2023.3260186","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2036895660","https://openalex.org/W2142987071","https://openalex.org/W3012143782"],"related_works":["https://openalex.org/W1979131826","https://openalex.org/W2370066713","https://openalex.org/W1984979050","https://openalex.org/W2978161533","https://openalex.org/W2379338802","https://openalex.org/W2502691491","https://openalex.org/W2119122672","https://openalex.org/W2130914040","https://openalex.org/W4246278333","https://openalex.org/W4292904049"],"abstract_inverted_index":{"This":[0],"article":[1,30,46,93,132],"presents":[2],"the":[3,32,43,52,92,96,145],"AMD":[4],"400-G":[5],"Adaptive":[6],"Smart":[7],"Network":[8],"Interface":[9],"Card":[10],"(SmartNIC)":[11],"system":[12],"on":[13,63,71,79],"chip":[14],"(SoC),":[15],"a":[16,58,105,148],"domain-specific":[17],"architecture":[18],"for":[19,147],"offload":[20],"acceleration":[21,143],"of":[22,89,109],"multitenant":[23,150],"cloud":[24],"network":[25],"and":[26,37,50,74,76,113,138,141],"storage":[27],"applications.":[28],"The":[29,45,131],"introduces":[31],"motivating":[33],"factors":[34],"behind":[35],"SmartNIC":[36],"data":[38],"processing":[39,62,70,78],"unit":[40],"accelerators":[41],"in":[42],"datacenter.":[44],"then":[47],"describes":[48,94,134],"how":[49,95,135],"why":[51],"adaptive":[53,75],"SoC":[54],"aims":[55],"to":[56,99,115],"strike":[57],"balance":[59],"among":[60],"software":[61],"embedded":[64],"processors,":[65],"fast-path":[66],"application-specific":[67],"integrated":[68,81],"circuit-like":[69],"hardened":[72],"logic,":[73],"composable":[77],"an":[80,90],"field-programmable":[82],"gate":[83],"array.":[84],"In":[85],"architecting":[86],"various":[87],"subsystems":[88],"SoC,":[91],"device":[97,146],"adapts":[98,114],"varying":[100,116],"workloads":[101,117],"over":[102,118],"time":[103],"through":[104],"dynamic":[106],"function":[107],"exchange":[108],"programmable":[110],"logic":[111],"(PL)":[112],"space":[119],"by":[120],"having":[121],"different":[122,128],"hardware":[123],"execution":[124],"pipelines":[125],"executing":[126],"alongside":[127],"PL":[129],"binaries.":[130],"also":[133],"security":[136],"attestation":[137],"authentication,":[139],"firewalls,":[140],"cryptographic":[142],"permeate":[144],"robust,":[149],"confidential":[151],"compute":[152],"environment.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":5}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}