{"id":"https://openalex.org/W4293255365","doi":"https://doi.org/10.1109/mm.2022.3152788","title":"The AMD Next-Generation \u201cZen 3\u201d Core","display_name":"The AMD Next-Generation \u201cZen 3\u201d Core","publication_year":2022,"publication_date":"2022-02-22","ids":{"openalex":"https://openalex.org/W4293255365","doi":"https://doi.org/10.1109/mm.2022.3152788"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2022.3152788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2022.3152788","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5075156170","display_name":"Mark Evers","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Mark Evers","raw_affiliation_strings":["Advanced Micro Devices, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058847813","display_name":"Leslie Barnes","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Leslie Barnes","raw_affiliation_strings":["Advanced Micro Devices, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5040651311","display_name":"Mike Clark","orcid":null},"institutions":[{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mike Clark","raw_affiliation_strings":["Advanced Micro Devices, Inc., Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Advanced Micro Devices, Inc., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I4210137977"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5075156170"],"corresponding_institution_ids":["https://openalex.org/I4210137977"],"apc_list":null,"apc_paid":null,"fwci":5.6733,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.97059371,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"42","issue":"3","first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9775000214576721,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.961899995803833,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10101","display_name":"Cloud Computing and Resource Management","score":0.9617000222206116,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8767353296279907},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.7484927177429199},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.6269038915634155},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6054293513298035},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.5798184275627136},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5511073470115662},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4808841049671173},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4585975408554077},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45795759558677673},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.44625645875930786},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4223438501358032},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3823765516281128},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2650880515575409},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09470623731613159}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8767353296279907},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.7484927177429199},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.6269038915634155},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6054293513298035},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.5798184275627136},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5511073470115662},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4808841049671173},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4585975408554077},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45795759558677673},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.44625645875930786},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4223438501358032},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3823765516281128},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2650880515575409},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09470623731613159},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2022.3152788","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2022.3152788","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W4293255365","https://openalex.org/W6842329707"],"related_works":["https://openalex.org/W2473478803","https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2081416538","https://openalex.org/W2061075966","https://openalex.org/W4256652509","https://openalex.org/W2140219379","https://openalex.org/W2109715593"],"abstract_inverted_index":{"\u201cZen":[0,43],"3\u201d":[1,44],"is":[2,31],"a":[3,56],"processor":[4],"core":[5,30],"that":[6],"was":[7],"designed":[8],"to":[9],"deliver":[10],"another":[11],"large":[12],"generational":[13],"increase":[14],"in":[15],"central":[16],"processing":[17],"unit":[18],"(CPU)":[19],"performance":[20],"while":[21],"also":[22,45],"supporting":[23],"new":[24,49],"software":[25],"and":[26,41,60],"security":[27],"features.":[28],"The":[29],"leveraged":[32],"into":[33],"multiple":[34],"products":[35],"spanning":[36],"markets":[37],"including":[38,55],"mobile,":[39],"desktop,":[40],"server.":[42],"includes":[46],"an":[47],"innovative":[48],"set":[50],"of":[51],"L3":[52],"cache":[53],"solutions":[54],"redesigned":[57],"eight-core":[58],"complex":[59],"support":[61],"for":[62],"stacked":[63],"AMD":[64],"3-D":[65],"V-cache.":[66]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":8},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}