{"id":"https://openalex.org/W3170614861","doi":"https://doi.org/10.1109/mm.2021.3085537","title":"Accessible, FPGA Resource-Optimized Simulation of Multiclock Systems in FireSim","display_name":"Accessible, FPGA Resource-Optimized Simulation of Multiclock Systems in FireSim","publication_year":2021,"publication_date":"2021-06-01","ids":{"openalex":"https://openalex.org/W3170614861","doi":"https://doi.org/10.1109/mm.2021.3085537","mag":"3170614861"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2021.3085537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3085537","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059660054","display_name":"David Biancolin","orcid":"https://orcid.org/0000-0001-6371-9053"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"David Biancolin","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-6371-9053","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002853026","display_name":"Albert Magyar","orcid":"https://orcid.org/0000-0002-4218-3824"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Albert Magyar","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-4218-3824","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017667683","display_name":"Sagar Karandikar","orcid":"https://orcid.org/0000-0003-3145-776X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sagar Karandikar","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-3145-776X","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021726231","display_name":"Alon Amid","orcid":"https://orcid.org/0000-0003-0309-130X"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alon Amid","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0309-130X","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5041784384","display_name":"Borivoje Nikoli\u0107","orcid":"https://orcid.org/0000-0003-2324-1715"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Borivoje Nikolic","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-2324-1715","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088484890","display_name":"Jonathan Bachrach","orcid":"https://orcid.org/0000-0002-0533-2712"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jonathan Bachrach","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035134864","display_name":"Krste Asanovi\u0107","orcid":"https://orcid.org/0000-0003-0754-3975"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Krste Asanovic","raw_affiliation_strings":["University of California, Berkeley, Berkeley, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-0754-3975","affiliations":[{"raw_affiliation_string":"University of California, Berkeley, Berkeley, CA, USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5059660054"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":0.943,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.72129388,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"41","issue":"4","first_page":"58","last_page":"66"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.9292378425598145},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.851071834564209},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8066819310188293},{"id":"https://openalex.org/keywords/debugging","display_name":"Debugging","score":0.7905131578445435},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.7209221720695496},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.6503328084945679},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.5563569664955139},{"id":"https://openalex.org/keywords/cloud-computing","display_name":"Cloud computing","score":0.5488494038581848},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5396127700805664},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5266925096511841},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4453587532043457},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4263600707054138},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.38899534940719604},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08005717396736145}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.9292378425598145},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.851071834564209},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8066819310188293},{"id":"https://openalex.org/C168065819","wikidata":"https://www.wikidata.org/wiki/Q845566","display_name":"Debugging","level":2,"score":0.7905131578445435},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.7209221720695496},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.6503328084945679},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.5563569664955139},{"id":"https://openalex.org/C79974875","wikidata":"https://www.wikidata.org/wiki/Q483639","display_name":"Cloud computing","level":2,"score":0.5488494038581848},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5396127700805664},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5266925096511841},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4453587532043457},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4263600707054138},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.38899534940719604},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08005717396736145},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2021.3085537","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3085537","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2531950749","display_name":null,"funder_award_id":"2016662","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G328742790","display_name":null,"funder_award_id":"DE-AR0000849","funder_id":"https://openalex.org/F4320306084","funder_display_name":"U.S. Department of Energy"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306084","display_name":"U.S. Department of Energy","ror":"https://ror.org/01bj3aw27"},{"id":"https://openalex.org/F4320332276","display_name":"Advanced Research Projects Agency - Energy","ror":"https://ror.org/03q1rgc19"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W2016889342","https://openalex.org/W2026320578","https://openalex.org/W2057962492","https://openalex.org/W2099129242","https://openalex.org/W2137385009","https://openalex.org/W2333603443","https://openalex.org/W2771610171","https://openalex.org/W2789489838","https://openalex.org/W2884267664","https://openalex.org/W2903605401","https://openalex.org/W2998273950","https://openalex.org/W3011801493","https://openalex.org/W3027968530","https://openalex.org/W3081627712","https://openalex.org/W3111860342","https://openalex.org/W3116643785","https://openalex.org/W4233187670","https://openalex.org/W4240172596"],"related_works":["https://openalex.org/W2170071008","https://openalex.org/W2103996454","https://openalex.org/W3029775214","https://openalex.org/W2390650884","https://openalex.org/W2093057572","https://openalex.org/W2129151116","https://openalex.org/W2993910401","https://openalex.org/W2888526229","https://openalex.org/W2113648965","https://openalex.org/W119599369"],"abstract_inverted_index":{"Given":[0],"the":[1,13,48,55],"complexity":[2],"of":[3,12,57],"modern":[4],"systems-on-chip,":[5],"hardware-assisted":[6],"verification":[7],"is":[8],"an":[9,40,78],"integral":[10],"part":[11],"chip-design":[14],"process.":[15],"However,":[16],"chip":[17],"designers":[18],"often":[19],"need":[20],"to":[21,52,106],"choose":[22],"between":[23],"richly":[24],"featured":[25],"but":[26,33],"expensive":[27],"emulation":[28,44],"platforms":[29],"or":[30],"faster,":[31],"cheaper,":[32],"less":[34],"debuggable":[35],"FPGA":[36],"prototyping":[37],"solutions.":[38],"FireSim,":[39],"open-source,":[41],"FPGA-accelerated":[42],"hardware":[43],"platform":[45],"hosted":[46],"in":[47],"public":[49],"cloud,":[50],"attempts":[51],"accessibly":[53],"offer":[54],"best":[56],"both":[58],"worlds.":[59],"This":[60],"article":[61],"highlights":[62],"two":[63],"new":[64],"FireSim":[65,93],"capabilities":[66],"that":[67],"help":[68],"realize":[69],"this":[70],"goal:":[71],"multicycle":[72],"resource":[73],"optimizations,":[74],"which":[75,95],"can":[76],"enable":[77],"eight-fold":[79],"increase":[80],"emulated":[81],"core":[82],"count,":[83],"and":[84,111],"FPGA-agnostic":[85],"support":[86],"for":[87,99],"multiclock":[88],"systems.":[89],"These":[90],"supplement":[91],"existing":[92],"features":[94],"provide":[96],"a":[97,103,112],"foundation":[98],"productive":[100],"emulation,":[101],"including":[102],"cloud":[104],"manager":[105],"automatically":[107],"scale":[108],"out":[109],"experiments":[110],"rich":[113],"debug":[114],"toolkit.":[115]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}