{"id":"https://openalex.org/W3153263805","doi":"https://doi.org/10.1109/mm.2021.3073893","title":"Accelerator Integration for Open-Source SoC Design","display_name":"Accelerator Integration for Open-Source SoC Design","publication_year":2021,"publication_date":"2021-04-16","ids":{"openalex":"https://openalex.org/W3153263805","doi":"https://doi.org/10.1109/mm.2021.3073893","mag":"3153263805"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2021.3073893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3073893","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027759717","display_name":"Davide Giri","orcid":"https://orcid.org/0000-0003-4101-4516"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Davide Giri","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-4101-4516","affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080149424","display_name":"Kuan-Lin Chiu","orcid":"https://orcid.org/0000-0002-4892-9711"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kuan-Lin Chiu","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-4892-9711","affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064509408","display_name":"Guy Eichler","orcid":"https://orcid.org/0000-0003-3793-1872"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Guy Eichler","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0003-3793-1872","affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5086890914","display_name":"Paolo Mantovani","orcid":"https://orcid.org/0000-0002-1901-8732"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Paolo Mantovani","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"raw_orcid":"https://orcid.org/0000-0002-1901-8732","affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luca P. Carloni","raw_affiliation_strings":["Columbia University, New York, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.7194,"has_fulltext":false,"cited_by_count":25,"citation_normalized_percentile":{"value":0.95497703,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"41","issue":"4","first_page":"8","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8292852640151978},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7418354749679565},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6719502210617065},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6394434571266174},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5717939138412476},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.521051824092865},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5099235773086548},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.4773978292942047},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4319426417350769},{"id":"https://openalex.org/keywords/agile-software-development","display_name":"Agile software development","score":0.41437897086143494},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34983572363853455},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2993037700653076},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.28756868839263916},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.1133384108543396}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8292852640151978},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7418354749679565},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6719502210617065},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6394434571266174},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5717939138412476},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.521051824092865},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5099235773086548},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.4773978292942047},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4319426417350769},{"id":"https://openalex.org/C14185376","wikidata":"https://www.wikidata.org/wiki/Q30232","display_name":"Agile software development","level":2,"score":0.41437897086143494},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34983572363853455},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2993037700653076},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.28756868839263916},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.1133384108543396}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2021.3073893","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3073893","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2050400731","display_name":null,"funder_award_id":"C#:HR001118C0122","funder_id":"https://openalex.org/F4320332180","funder_display_name":"Defense Advanced Research Projects Agency"}],"funders":[{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2397193845","https://openalex.org/W2537803004","https://openalex.org/W2622825427","https://openalex.org/W2808932028","https://openalex.org/W2900224194","https://openalex.org/W2936567838","https://openalex.org/W2998228662","https://openalex.org/W3011338798","https://openalex.org/W3027968530","https://openalex.org/W3036079062","https://openalex.org/W3036715599","https://openalex.org/W3081627712","https://openalex.org/W3104714893","https://openalex.org/W3116643785","https://openalex.org/W3215873569"],"related_works":["https://openalex.org/W2388040150","https://openalex.org/W2535403365","https://openalex.org/W4230718388","https://openalex.org/W4232825932","https://openalex.org/W2548654924","https://openalex.org/W1486911645","https://openalex.org/W2036644923","https://openalex.org/W2171594157","https://openalex.org/W2102117846","https://openalex.org/W2002682434"],"abstract_inverted_index":{"The":[0],"open-source":[1,54],"hardware":[2,32],"community":[3],"contributes":[4],"a":[5,16,21,26,39],"variety":[6],"of":[7,36,65],"processors":[8],"and":[9,33,42,75],"accelerators,":[10],"but":[11],"combining":[12],"them":[13],"effectively":[14],"into":[15,38],"complete":[17,40],"System-on-Chip":[18],"(SoC)":[19],"remains":[20],"difficult":[22],"task.":[23],"We":[24],"present":[25],"design":[27],"flow":[28],"for":[29,43,56],"the":[30,70,76],"seamless":[31],"software":[34],"integration":[35],"accelerators":[37],"SoC":[41,59,67],"its":[44],"evaluation":[45],"through":[46],"rapid":[47],"FPGA-based":[48],"prototyping.":[49],"By":[50],"leveraging":[51],"ESP,":[52],"our":[53],"platform":[55],"agile":[57],"heterogeneous":[58],"design,":[60],"we":[61],"demonstrate":[62],"FPGA":[63],"prototypes":[64],"various":[66],"designs,":[68],"featuring":[69],"NVIDIA":[71],"Deep":[72],"Learning":[73],"Accelerator":[74],"Ariane":[77],"RISC-V":[78],"64-bit":[79],"processor":[80],"core.":[81]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}