{"id":"https://openalex.org/W3151271224","doi":"https://doi.org/10.1109/mm.2021.3070133","title":"A Next-Generation Cryogenic Processor Architecture","display_name":"A Next-Generation Cryogenic Processor Architecture","publication_year":2021,"publication_date":"2021-03-31","ids":{"openalex":"https://openalex.org/W3151271224","doi":"https://doi.org/10.1109/mm.2021.3070133","mag":"3151271224"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2021.3070133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3070133","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045264788","display_name":"Ilkwon Byun","orcid":"https://orcid.org/0000-0003-3104-7437"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Ilkwon Byun","raw_affiliation_strings":["Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0003-3104-7437","affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009241741","display_name":"Dongmoon Min","orcid":"https://orcid.org/0000-0002-4503-0823"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongmoon Min","raw_affiliation_strings":["Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-4503-0823","affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002671681","display_name":"Gyu-hyeon Lee","orcid":"https://orcid.org/0000-0002-7178-7117"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Gyuhyeon Lee","raw_affiliation_strings":["Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7178-7117","affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060939775","display_name":"Seongmin Na","orcid":"https://orcid.org/0000-0002-9758-1811"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seongmin Na","raw_affiliation_strings":["Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101743105","display_name":"Jangwoo Kim","orcid":"https://orcid.org/0000-0003-2193-5748"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jangwoo Kim","raw_affiliation_strings":["Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":3.4043,"has_fulltext":false,"cited_by_count":22,"citation_normalized_percentile":{"value":0.92481082,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"41","issue":"3","first_page":"80","last_page":"86"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7834033966064453},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7743048667907715},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5014529228210449},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.47914332151412964},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47748255729675293},{"id":"https://openalex.org/keywords/electrical-efficiency","display_name":"Electrical efficiency","score":0.4657365381717682},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4607279300689697},{"id":"https://openalex.org/keywords/power-budget","display_name":"Power budget","score":0.45623326301574707},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.4542860984802246},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.451670378446579},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4275759756565094},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.4222126603126526},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.41489630937576294},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4091249108314514},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25984030961990356},{"id":"https://openalex.org/keywords/electric-power-system","display_name":"Electric power system","score":0.18937203288078308},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10818564891815186}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7834033966064453},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7743048667907715},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5014529228210449},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.47914332151412964},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47748255729675293},{"id":"https://openalex.org/C118993495","wikidata":"https://www.wikidata.org/wiki/Q5042828","display_name":"Electrical efficiency","level":3,"score":0.4657365381717682},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4607279300689697},{"id":"https://openalex.org/C149768029","wikidata":"https://www.wikidata.org/wiki/Q1509342","display_name":"Power budget","level":4,"score":0.45623326301574707},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.4542860984802246},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.451670378446579},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4275759756565094},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.4222126603126526},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.41489630937576294},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4091249108314514},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25984030961990356},{"id":"https://openalex.org/C89227174","wikidata":"https://www.wikidata.org/wiki/Q2388981","display_name":"Electric power system","level":3,"score":0.18937203288078308},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10818564891815186},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2021.3070133","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3070133","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:s-space.snu.ac.kr:10371/195626","is_oa":false,"landing_page_url":"https://hdl.handle.net/10371/195626","pdf_url":null,"source":{"id":"https://openalex.org/S4306401345","display_name":"Seoul National University Open Repository (Seoul National University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I139264467","host_organization_name":"Seoul National University","host_organization_lineage":["https://openalex.org/I139264467"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2031888695","https://openalex.org/W2034089924","https://openalex.org/W2058079455","https://openalex.org/W2147657366","https://openalex.org/W2169875292","https://openalex.org/W2170382128","https://openalex.org/W2504686219","https://openalex.org/W2588464298","https://openalex.org/W2800334986","https://openalex.org/W2951633375","https://openalex.org/W3011688936","https://openalex.org/W3042746444","https://openalex.org/W7055119176"],"related_works":["https://openalex.org/W3004436853","https://openalex.org/W2119690156","https://openalex.org/W2120625156","https://openalex.org/W2148708361","https://openalex.org/W4240441596","https://openalex.org/W2183037535","https://openalex.org/W2096550255","https://openalex.org/W2148725014","https://openalex.org/W3009364603","https://openalex.org/W2112352289"],"abstract_inverted_index":{"Cryogenic":[0],"computing":[1,26],"can":[2,79],"achieve":[3],"high":[4,58],"performance":[5,111,131],"and":[6,16,32,40,63,112,133,144],"power":[7,15,41,134],"efficiency":[8,114],"by":[9,95],"dramatically":[10],"reducing":[11],"the":[12,82,96,109,117,129,140],"device's":[13],"leakage":[14],"wire":[17],"resistance":[18],"at":[19,90],"low":[20],"temperatures.":[21],"Recent":[22],"advances":[23],"in":[24,60,125],"cryogenic":[25,74,122],"focus":[27],"on":[28],"developing":[29],"cryogenic-optimal":[30,52],"cache":[31],"memory":[33,37],"devices":[34],"to":[35,49,107,139],"overcome":[36],"capacity,":[38],"latency,":[39],"walls.":[42],"However,":[43],"little":[44],"research":[45],"has":[46],"been":[47],"conducted":[48],"develop":[50,71],"a":[51,73,102],"core":[53,105],"architecture":[54],"even":[55],"with":[56],"its":[57],"potentials":[59],"performance,":[61],"power,":[62],"area":[64,113],"efficiency.":[65],"In":[66],"this":[67,126],"article,":[68,127],"we":[69,99],"first":[70],"CryoCore-Model,":[72],"processor":[75,87,123],"modeling":[76,97],"framework":[77],"that":[78],"accurately":[80],"estimate":[81],"maximum":[83],"clock":[84],"frequency":[85],"of":[86,142],"models":[88],"running":[89],"77":[91,103],"K.":[92],"Next,":[93],"driven":[94],"tool,":[98],"design":[100],"CryoCore,":[101],"K-optimal":[104],"microarchitecture":[106],"maximize":[108],"core's":[110],"while":[115],"minimizing":[116],"cooling":[118],"cost.":[119],"The":[120],"proposed":[121],"architecture,":[124],"achieves":[128],"large":[130],"improvement":[132],"reduction":[135],"and,":[136],"thus,":[137],"contributes":[138],"future":[141],"high-performance":[143],"power-efficient":[145],"computer":[146],"systems.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}