{"id":"https://openalex.org/W3165152505","doi":"https://doi.org/10.1109/mm.2021.3065305","title":"Characterizing and Modeling Nonvolatile Memory Systems","display_name":"Characterizing and Modeling Nonvolatile Memory Systems","publication_year":2021,"publication_date":"2021-03-11","ids":{"openalex":"https://openalex.org/W3165152505","doi":"https://doi.org/10.1109/mm.2021.3065305","mag":"3165152505"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2021.3065305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3065305","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100398240","display_name":"Zixuan Wang","orcid":"https://orcid.org/0000-0001-8677-7993"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zixuan Wang","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0001-8677-7993","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100607062","display_name":"Xiao Liu","orcid":"https://orcid.org/0000-0002-1541-5546"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiao Liu","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5083577000","display_name":"Jian Yang","orcid":"https://orcid.org/0000-0002-7329-4738"},"institutions":[{"id":"https://openalex.org/I1291425158","display_name":"Google (United States)","ror":"https://ror.org/00njsd438","country_code":"US","type":"company","lineage":["https://openalex.org/I1291425158","https://openalex.org/I4210128969"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jian Yang","raw_affiliation_strings":["Google Inc., Mountain View, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Google Inc., Mountain View, CA, USA","institution_ids":["https://openalex.org/I1291425158"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5039524158","display_name":"Theodore Michailidis","orcid":"https://orcid.org/0000-0001-6839-3451"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Theodore Michailidis","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005764203","display_name":"Steven Swanson","orcid":"https://orcid.org/0000-0002-5896-1037"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Steven Swanson","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5896-1037","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077387335","display_name":"Jishen Zhao","orcid":"https://orcid.org/0000-0002-1969-743X"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jishen Zhao","raw_affiliation_strings":["University of California San Diego, La Jolla, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-1969-743X","affiliations":[{"raw_affiliation_string":"University of California San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2995,"currency":"USD","value_usd":2995},"apc_paid":null,"fwci":1.1963,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.7828169,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":"41","issue":"3","first_page":"63","last_page":"70"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/non-volatile-random-access-memory","display_name":"Non-volatile random-access memory","score":0.8512983322143555},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8268224000930786},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6742968559265137},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.621568500995636},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.6189889311790466},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5634103417396545},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.46862366795539856},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.4348203241825104},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.34816211462020874},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.20287343859672546},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.15568849444389343}],"concepts":[{"id":"https://openalex.org/C34172316","wikidata":"https://www.wikidata.org/wiki/Q499024","display_name":"Non-volatile random-access memory","level":5,"score":0.8512983322143555},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8268224000930786},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6742968559265137},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.621568500995636},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.6189889311790466},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5634103417396545},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.46862366795539856},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.4348203241825104},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.34816211462020874},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.20287343859672546},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.15568849444389343},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.0},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2021.3065305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3065305","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[{"id":"https://openalex.org/G7509962098","display_name":"CAREER: Enhancing Data Center Storage System with Persistent Memory","funder_award_id":"1829524","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8582893851","display_name":"SHF: Small: Collaborative Research: Exploring Nonvolatility of Emerging Memory Technologies for Architecture Design","funder_award_id":"1817077","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2005887179","https://openalex.org/W2034861439","https://openalex.org/W2102449048","https://openalex.org/W2162639668","https://openalex.org/W2282225439","https://openalex.org/W2964118667","https://openalex.org/W3005534306","https://openalex.org/W3094882177","https://openalex.org/W3103991664","https://openalex.org/W6766537505"],"related_works":["https://openalex.org/W2534994001","https://openalex.org/W2396406070","https://openalex.org/W2510382096","https://openalex.org/W2315140189","https://openalex.org/W2900563922","https://openalex.org/W311183906","https://openalex.org/W2069228676","https://openalex.org/W2019703854","https://openalex.org/W122453572","https://openalex.org/W1993178305"],"abstract_inverted_index":{"Scalable":[0],"server-grade":[1],"nonvolatile":[2],"RAM":[3],"(NVRAM)":[4],"DIMMs":[5],"are":[6],"commercially":[7],"available":[8],"with":[9,27,122],"the":[10,33,39,42,95,123],"release":[11],"of":[12,41,59,99,106,109,127],"Intel\u2019s":[13],"Optane":[14,19,100,114,128],"DIMM.":[15],"Recent":[16],"studies":[17],"on":[18],"DIMM-based":[20],"systems":[21],"unveil":[22],"discrepant":[23],"performance":[24,82,125],"characteristics,":[25],"compared":[26],"what":[28],"many":[29],"researchers":[30],"thought":[31],"before":[32],"product":[34],"release.":[35],"To":[36],"thoroughly":[37],"analyze":[38,80],"source":[40],"discrepancy":[43],"and":[44,55,68,84,102,117],"facilitate":[45],"real-NVRAM-aware":[46],"system":[47],"design,":[48],"we":[49],"develop":[50],"an":[51],"NVRAM":[52,72,81,87,145],"microarchitecture":[53,97,116],"characterization":[54],"modeling":[56],"framework,":[57],"consisting":[58],"a":[60,69,104,133],"Low-level":[61],"profilEr":[62],"for":[63],"Non-volatile":[64],"memory":[65],"Systems":[66],"(LENS)":[67],"Validated":[70],"cycle-Accurate":[71],"Simulator":[73],"(VANS).":[74],"LENS":[75,91],"allows":[76],"users":[77],"to":[78,92,141,143],"comprehensively":[79],"attributes":[83],"reverse":[85,93],"engineer":[86,94],"microarchitectures.":[88],"We":[89],"use":[90],"sophisticated":[96],"design":[98,135],"DIMM":[101,115],"generate":[103],"set":[105],"architecture":[107,146],"implications":[108],"industrial":[110],"NVRAMs.":[111],"VANS":[112,131],"models":[113],"is":[118],"validated":[119],"by":[120],"comparing":[121],"detailed":[124],"characteristics":[126],"DIMM-attached":[129],"servers.":[130],"adopts":[132],"modular":[134],"that":[136],"can":[137],"be":[138],"easily":[139],"modified":[140],"extend":[142],"other":[144],"designs.":[147]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}