{"id":"https://openalex.org/W3127172286","doi":"https://doi.org/10.1109/mm.2021.3055451","title":"Marvell ThunderX3: Next-Generation Arm-Based Server Processor","display_name":"Marvell ThunderX3: Next-Generation Arm-Based Server Processor","publication_year":2021,"publication_date":"2021-01-29","ids":{"openalex":"https://openalex.org/W3127172286","doi":"https://doi.org/10.1109/mm.2021.3055451","mag":"3127172286"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2021.3055451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3055451","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065888214","display_name":"Rabin A. Sugumar","orcid":"https://orcid.org/0000-0002-5561-0987"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Rabin Sugumar","raw_affiliation_strings":["Marvell Semiconductor Inc., Sunnyvale, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-5561-0987","affiliations":[{"raw_affiliation_string":"Marvell Semiconductor Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063179800","display_name":"Mehul A. Shah","orcid":"https://orcid.org/0000-0002-0312-0388"},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehul Shah","raw_affiliation_strings":["Marvell Semiconductor Inc., Sunnyvale, CA, USA"],"raw_orcid":"https://orcid.org/0000-0002-0312-0388","affiliations":[{"raw_affiliation_string":"Marvell Semiconductor Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043995414","display_name":"Ricardo Ramirez","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154351","display_name":"Marvell (United States)","ror":"https://ror.org/04wmff902","country_code":"US","type":"company","lineage":["https://openalex.org/I4210092679","https://openalex.org/I4210154351"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ricardo Ramirez","raw_affiliation_strings":["Marvell Semiconductor Inc., Sunnyvale, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Marvell Semiconductor Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I4210154351"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5065888214"],"corresponding_institution_ids":["https://openalex.org/I4210154351"],"apc_list":null,"apc_paid":null,"fwci":2.1219,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.86478614,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":98},"biblio":{"volume":"41","issue":"2","first_page":"15","last_page":"21"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9908999800682068,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.8767175674438477},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8584872484207153},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7629329562187195},{"id":"https://openalex.org/keywords/arm-architecture","display_name":"ARM architecture","score":0.6760510206222534},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.5600571632385254},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.5275951027870178},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5224220752716064},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4833054542541504},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.47610482573509216},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4746858775615692},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46643757820129395},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4514901638031006},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.45004093647003174},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4385644495487213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42816638946533203},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.41572442650794983},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14070561528205872}],"concepts":[{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.8767175674438477},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8584872484207153},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7629329562187195},{"id":"https://openalex.org/C26771161","wikidata":"https://www.wikidata.org/wiki/Q16980","display_name":"ARM architecture","level":2,"score":0.6760510206222534},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.5600571632385254},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.5275951027870178},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5224220752716064},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4833054542541504},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.47610482573509216},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4746858775615692},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46643757820129395},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4514901638031006},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.45004093647003174},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4385644495487213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42816638946533203},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.41572442650794983},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14070561528205872},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2021.3055451","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2021.3055451","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W3149034384","https://openalex.org/W2097410296","https://openalex.org/W2497398711","https://openalex.org/W2057234250","https://openalex.org/W2465756754","https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2094754158","https://openalex.org/W2103261828","https://openalex.org/W2133675875"],"abstract_inverted_index":{"Marvell":[0],"ThunderX3":[1,23,41],"is":[2,24],"the":[3,13,37,51,57,79],"third-generation":[4],"Arm-based":[5],"server":[6],"processor":[7],"from":[8,64],"Marvell.":[9],"This":[10],"article":[11,35,47],"describes":[12,36],"architecture":[14],"of":[15,20,40],"ThunderX3,":[16],"going":[17],"into":[18],"details":[19],"core":[21],"microarchitecture.":[22],"distinctive":[25],"among":[26],"mainstream":[27],"processors":[28],"in":[29,83],"supporting":[30],"four":[31],"SMT":[32],"threads.":[33],"The":[34,46],"threading":[38,44],"microarchitecture":[39],"and":[42,54,56,70,87],"highlights":[43],"benefits.":[45],"also":[48],"touches":[49],"on":[50],"on-chip":[52],"interconnect":[53],"L3-cache":[55],"power":[58],"management":[59],"subsystem.":[60],"Initial":[61],"benchmark":[62],"results":[63],"silicon":[65],"show":[66],"30%+":[67],"single":[68,85],"thread":[69,86],"up":[71],"to":[72],"3X":[73],"socket":[74,88],"level":[75,89],"performance":[76],"gains":[77],"over":[78],"prior":[80],"generation":[81],"resulting":[82],"industry-leading":[84],"performance.":[90]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}