{"id":"https://openalex.org/W2985435314","doi":"https://doi.org/10.1109/mm.2019.2950655","title":"Toward FPGA-Based HPC: Advancing Interconnect Technologies","display_name":"Toward FPGA-Based HPC: Advancing Interconnect Technologies","publication_year":2019,"publication_date":"2019-10-31","ids":{"openalex":"https://openalex.org/W2985435314","doi":"https://doi.org/10.1109/mm.2019.2950655","mag":"2985435314"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2019.2950655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2019.2950655","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.manchester.ac.uk/en/publications/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045330584","display_name":"Joshua Lant","orcid":"https://orcid.org/0000-0002-0910-002X"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Joshua Lant","raw_affiliation_strings":["The University of Manchester"],"affiliations":[{"raw_affiliation_string":"The University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068556222","display_name":"Javier Navaridas","orcid":"https://orcid.org/0000-0001-7272-6597"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Javier Navaridas","raw_affiliation_strings":["The University of Manchester"],"affiliations":[{"raw_affiliation_string":"The University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026069638","display_name":"Mikel Luj\u00e1n","orcid":"https://orcid.org/0000-0002-0842-1083"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Mikel Lujan","raw_affiliation_strings":["The University of Manchester"],"affiliations":[{"raw_affiliation_string":"The University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103189045","display_name":"John Goodacre","orcid":"https://orcid.org/0000-0002-7920-8028"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John Goodacre","raw_affiliation_strings":["The University of Manchester"],"affiliations":[{"raw_affiliation_string":"The University of Manchester","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045330584"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":2.7064,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.9036206,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":96,"max":99},"biblio":{"volume":"40","issue":"1","first_page":"25","last_page":"34"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8313191533088684},{"id":"https://openalex.org/keywords/connectionless-communication","display_name":"Connectionless communication","score":0.7121561169624329},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6977981925010681},{"id":"https://openalex.org/keywords/supercomputer","display_name":"Supercomputer","score":0.6112208366394043},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5267921090126038},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4903542995452881},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.45359960198402405},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44888558983802795},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4257833659648895},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.4245865046977997},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.33722764253616333},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3063174784183502},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.24597665667533875},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.14912879467010498}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8313191533088684},{"id":"https://openalex.org/C153043593","wikidata":"https://www.wikidata.org/wiki/Q727896","display_name":"Connectionless communication","level":3,"score":0.7121561169624329},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6977981925010681},{"id":"https://openalex.org/C83283714","wikidata":"https://www.wikidata.org/wiki/Q121117","display_name":"Supercomputer","level":2,"score":0.6112208366394043},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5267921090126038},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4903542995452881},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.45359960198402405},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44888558983802795},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4257833659648895},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.4245865046977997},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.33722764253616333},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3063174784183502},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.24597665667533875},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.14912879467010498},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mm.2019.2950655","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2019.2950655","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:pure.atira.dk:openaire/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lant, J, Navaridas, J, Luj\u00e1n, M & Goodacre, J 2020, 'Toward FPGA-Based HPC: Advancing Interconnect Technologies', IEEE Micro, vol. 40, no. 1, 10.1109/MM.2019.2950655, pp. 25-34. https://doi.org/10.1109/MM.2019.2950655","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/toward-fpgabased-hpc-advancing-interconnect-technologies(ae29dc12-8db2-4dfc-b121-9f11dc1318a8).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:pure.atira.dk:openaire/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","is_oa":true,"landing_page_url":"https://research.manchester.ac.uk/en/publications/ae29dc12-8db2-4dfc-b121-9f11dc1318a8","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Lant, J, Navaridas, J, Luj\u00e1n, M & Goodacre, J 2020, 'Toward FPGA-Based HPC: Advancing Interconnect Technologies', IEEE Micro, vol. 40, no. 1, 10.1109/MM.2019.2950655, pp. 25-34. https://doi.org/10.1109/MM.2019.2950655","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.6200000047683716}],"awards":[{"id":"https://openalex.org/G2892863587","display_name":null,"funder_award_id":"67155","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G3385986776","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320337669","funder_display_name":"H2020 European Institute of Innovation and Technology"},{"id":"https://openalex.org/G4668039723","display_name":"European Exascale System Interconnect and Storage","funder_award_id":"671553","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G4956428346","display_name":null,"funder_award_id":"Horizon 2020 research and innovatio","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G5036817778","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innov","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G7101447536","display_name":null,"funder_award_id":"671553","funder_id":"https://openalex.org/F4320337669","funder_display_name":"H2020 European Institute of Innovation and Technology"},{"id":"https://openalex.org/G7128007365","display_name":null,"funder_award_id":"754337","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8318064016","display_name":null,"funder_award_id":"Horizon","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"},{"id":"https://openalex.org/G8633428685","display_name":null,"funder_award_id":"European Union's Horizon 2020 research and innovat","funder_id":"https://openalex.org/F4320320300","funder_display_name":"European Commission"}],"funders":[{"id":"https://openalex.org/F4320320300","display_name":"European Commission","ror":"https://ror.org/00k4n6c32"},{"id":"https://openalex.org/F4320337669","display_name":"H2020 European Institute of Innovation and Technology","ror":"https://ror.org/036dxts37"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2037639500","https://openalex.org/W2054522323","https://openalex.org/W2076186064","https://openalex.org/W2121082877","https://openalex.org/W2159481344","https://openalex.org/W2284104857","https://openalex.org/W2340114963","https://openalex.org/W2803986768","https://openalex.org/W3000120212","https://openalex.org/W6678286823","https://openalex.org/W6751475249"],"related_works":["https://openalex.org/W1601419341","https://openalex.org/W3082361098","https://openalex.org/W1950579235","https://openalex.org/W2003521295","https://openalex.org/W2112920880","https://openalex.org/W1550849049","https://openalex.org/W2240817760","https://openalex.org/W2151332408","https://openalex.org/W2171521226","https://openalex.org/W1497351502"],"abstract_inverted_index":{"HPC":[0,27,42,139],"architects":[1],"are":[2,35,46],"currently":[3],"facing":[4],"myriad":[5],"challenges":[6],"from":[7],"ever":[8],"tighter":[9],"power":[10],"constraints":[11],"and":[12,62,126],"changing":[13],"workload":[14],"characteristics.":[15],"In":[16],"this":[17,93],"article,":[18],"we":[19,55],"discuss":[20],"the":[21,41,57,70,88,133,136],"current":[22],"state":[23,134],"of":[24,50,72,118,135],"FPGAs":[25,74],"within":[26,80],"systems.":[28],"Recent":[29],"technological":[30],"advances":[31],"show":[32,108],"that":[33,92,128],"they":[34],"well":[36],"placed":[37],"for":[38,59],"penetration":[39],"into":[40],"market.":[43],"However,":[44],"there":[45],"still":[47],"a":[48,81,96,102,123,146],"number":[49],"research":[51],"problems":[52],"to":[53,64,75,87,120],"overcome;":[54],"address":[56],"requirements":[58],"system":[60,83],"architectures":[61],"interconnects":[63],"enable":[65],"their":[66],"proper":[67],"exploitation,":[68],"highlighting":[69],"necessity":[71],"allowing":[73],"act":[76],"as":[77,142],"full-fledged":[78],"peers":[79],"distributed":[82],"rather":[84],"than":[85],"attached":[86],"CPU.":[89],"We":[90],"argue":[91],"model":[94],"requires":[95],"reliable,":[97],"connectionless,":[98],"hardware-offloaded":[99],"transport":[100],"supporting":[101],"global":[103],"memory":[104],"space.":[105],"Our":[106],"results":[107],"how":[109],"our":[110,129],"fully":[111],"fledged":[112],"hardware":[113],"implementation":[114],"gives":[115],"latency":[116],"improvements":[117],"up":[119],"25%":[121],"versus":[122],"software-based":[124],"transport,":[125],"demonstrates":[127],"solution":[130],"can":[131],"outperform":[132],"art":[137],"in":[138],"workloads":[140],"such":[141],"matrix\u2013matrix":[143],"multiplication":[144],"achieving":[145],"10%":[147],"higher":[148],"computing":[149],"throughput.":[150]},"counts_by_year":[{"year":2026,"cited_by_count":2},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":6},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":7}],"updated_date":"2026-03-13T16:22:10.518609","created_date":"2025-10-10T00:00:00"}