{"id":"https://openalex.org/W2975723806","doi":"https://doi.org/10.1109/mm.2019.2944335","title":"Analyzing the Monolithic Integration of a ReRAM-Based Main Memory Into a CPU's Die","display_name":"Analyzing the Monolithic Integration of a ReRAM-Based Main Memory Into a CPU's Die","publication_year":2019,"publication_date":"2019-09-28","ids":{"openalex":"https://openalex.org/W2975723806","doi":"https://doi.org/10.1109/mm.2019.2944335","mag":"2975723806"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2019.2944335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2019.2944335","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5060574158","display_name":"Meenatchi Jagasivamani","orcid":null},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meenatchi Jagasivamani","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078737041","display_name":"Candace Walden","orcid":"https://orcid.org/0000-0003-0367-1179"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Candace Walden","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056256361","display_name":"Devesh Singh","orcid":"https://orcid.org/0000-0002-0894-0852"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Devesh Singh","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017493298","display_name":"Luyi Kang","orcid":"https://orcid.org/0009-0001-8510-5551"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Luyi Kang","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100735522","display_name":"Shang Li","orcid":"https://orcid.org/0000-0002-6374-394X"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shang Li","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007682067","display_name":"Mehdi Asnaashari","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Mehdi Asnaashari","raw_affiliation_strings":["Crossbar Incorporated"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Crossbar Incorporated","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059912566","display_name":"Sylvain Dubois","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Sylvain Dubois","raw_affiliation_strings":["Crossbar Incorporated"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Crossbar Incorporated","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bruce Jacob","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5042239243","display_name":"Donald Yeung","orcid":"https://orcid.org/0000-0003-0341-2644"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Donald Yeung","raw_affiliation_strings":["University of Maryland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Maryland","institution_ids":["https://openalex.org/I66946132"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3503,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.60487475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"39","issue":"6","first_page":"64","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8952897787094116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6446496844291687},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.5268187522888184},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.5254656076431274},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.48894181847572327},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3839097023010254},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.328747034072876},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28580722212791443},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.10438704490661621},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10118436813354492}],"concepts":[{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8952897787094116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6446496844291687},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.5268187522888184},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.5254656076431274},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.48894181847572327},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3839097023010254},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.328747034072876},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28580722212791443},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.10438704490661621},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10118436813354492}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2019.2944335","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2019.2944335","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.7200000286102295}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306078","display_name":"U.S. Department of Defense","ror":"https://ror.org/0447fe631"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W220440441","https://openalex.org/W2036899386","https://openalex.org/W2048588974","https://openalex.org/W2169863928","https://openalex.org/W2209394967","https://openalex.org/W2340522713","https://openalex.org/W2761132374","https://openalex.org/W2907563276","https://openalex.org/W6704167597"],"related_works":["https://openalex.org/W2549803267","https://openalex.org/W2497617944","https://openalex.org/W2167303720","https://openalex.org/W1563139915","https://openalex.org/W2061075966","https://openalex.org/W3147501184","https://openalex.org/W4256652509","https://openalex.org/W2109715593","https://openalex.org/W2081416538","https://openalex.org/W2140219379"],"abstract_inverted_index":{"Nonvolatile":[0],"memory,":[1],"such":[2],"as":[3],"resistive":[4],"RAM":[5],"(ReRAM),":[6],"is":[7,86],"compatible":[8],"with":[9,88,129],"standard":[10],"CMOS":[11],"logic":[12],"processes,":[13],"allowing":[14],"a":[15,24,67],"sizable":[16],"main":[17],"memory":[18,48,146],"system":[19,49],"to":[20,121],"be":[21,127,156,174],"integrated":[22,157],"into":[23,66],"CPU's":[25,68,91],"die.":[26,69],"ReRAM":[27,65,72,116,137,153],"bitcells":[28],"are":[29],"fabricated":[30],"within":[31],"crosspoint":[32,112],"subarrays":[33,42],"that":[34,135],"leave":[35],"the":[36,41,47,51,61,76,84,102,107,111,124,159],"bulk":[37],"of":[38,63,83,101,123],"transistors":[39,109],"underneath":[40,110],"vacant.":[43],"This":[44],"permits":[45],"placing":[46],"over":[50,73,117],"CPU,":[52],"improving":[53],"area,":[54],"parallelism,":[55],"and":[56],"power.":[57],"Our":[58,131],"work":[59,132],"quantifies":[60],"impact":[62],"integrating":[64,71,115],"When":[70,114],"CPU":[74,118,160],"logic,":[75],"best":[77],"area":[78,92,104],"efficiency":[79],"occurs":[80],"when":[81],"48%":[82],"die":[85,103],"covered":[87,128],"ReRAM.":[89,130],"The":[90],"increases":[93],"by":[94,105],"18.8%,":[95],"but":[96],"we":[97],"can":[98,126,138],"recoup":[99],"35.5%":[100],"utilizing":[106],"free":[108],"subarrays.":[113],"cache,":[119],"up":[120],"85.3%":[122],"cache":[125],"also":[133],"shows":[134],"on-die":[136],"support":[139],"very":[140],"high":[141],"bandwidth":[142],"through":[143],"massively":[144],"parallel":[145],"access.":[147],"At":[148,166],"28":[149],"nm,":[150],"4\u201316k":[151],"independent":[152],"banks":[154],"could":[155],"onto":[158],"die,":[161],"providing":[162],"512\u20131024\u2013GB/s":[163],"peak":[164],"bandwidth.":[165],"more":[167],"advanced":[168],"technology":[169],"nodes,":[170],"5\u201310":[171],"TB/s":[172],"may":[173],"possible.":[175]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}