{"id":"https://openalex.org/W2897597575","doi":"https://doi.org/10.1109/mm.2018.2873953","title":"Design of Programmable Analog Calculation Unit by Implementing Support Vector Regression for Approximate Computing","display_name":"Design of Programmable Analog Calculation Unit by Implementing Support Vector Regression for Approximate Computing","publication_year":2018,"publication_date":"2018-10-09","ids":{"openalex":"https://openalex.org/W2897597575","doi":"https://doi.org/10.1109/mm.2018.2873953","mag":"2897597575"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2018.2873953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.2873953","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101464173","display_name":"Renyuan Zhang","orcid":"https://orcid.org/0000-0002-2635-2077"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Renyuan Zhang","raw_affiliation_strings":["Nara Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035803579","display_name":"Noriyuki Uetake","orcid":null},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Noriyuki Uetake","raw_affiliation_strings":["Nara Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042516424","display_name":"Takashi Nakada","orcid":"https://orcid.org/0000-0001-7512-2545"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Nakada","raw_affiliation_strings":["Nara Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074853381","display_name":"Yasuhiko Nakashima","orcid":"https://orcid.org/0000-0002-9457-5061"},"institutions":[{"id":"https://openalex.org/I75917431","display_name":"Nara Institute of Science and Technology","ror":"https://ror.org/05bhada84","country_code":"JP","type":"education","lineage":["https://openalex.org/I75917431"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuhiko Nakashima","raw_affiliation_strings":["Nara Institute of Science and Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nara Institute of Science and Technology","institution_ids":["https://openalex.org/I75917431"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I75917431"],"apc_list":null,"apc_paid":null,"fwci":0.7381,"has_fulltext":false,"cited_by_count":51,"citation_normalized_percentile":{"value":0.67239128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":93,"max":100},"biblio":{"volume":"38","issue":"6","first_page":"73","last_page":"82"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8214170932769775},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5152037739753723},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.5098823308944702},{"id":"https://openalex.org/keywords/support-vector-machine","display_name":"Support vector machine","score":0.49633485078811646},{"id":"https://openalex.org/keywords/unit","display_name":"Unit (ring theory)","score":0.4773956835269928},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4730745255947113},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3496934175491333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3364635109901428},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.329287052154541},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.28583329916000366},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11177510023117065}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8214170932769775},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5152037739753723},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.5098823308944702},{"id":"https://openalex.org/C12267149","wikidata":"https://www.wikidata.org/wiki/Q282453","display_name":"Support vector machine","level":2,"score":0.49633485078811646},{"id":"https://openalex.org/C122637931","wikidata":"https://www.wikidata.org/wiki/Q118084","display_name":"Unit (ring theory)","level":2,"score":0.4773956835269928},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4730745255947113},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3496934175491333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3364635109901428},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.329287052154541},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.28583329916000366},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11177510023117065},{"id":"https://openalex.org/C145420912","wikidata":"https://www.wikidata.org/wiki/Q853077","display_name":"Mathematics education","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2018.2873953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.2873953","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G6429117094","display_name":"Near-memory efficient computing platform leading edge-computing","funder_award_id":"17H00730","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320322832","display_name":"University of Tokyo","ror":"https://ror.org/057zh3y96"},{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1982970530","https://openalex.org/W1991151262","https://openalex.org/W2036350498","https://openalex.org/W2036816792","https://openalex.org/W2153635508","https://openalex.org/W2265166184","https://openalex.org/W2323456765","https://openalex.org/W2460688588","https://openalex.org/W2507326620","https://openalex.org/W2622617080","https://openalex.org/W2625665398","https://openalex.org/W2798900564"],"related_works":["https://openalex.org/W2090763504","https://openalex.org/W148178222","https://openalex.org/W611386996","https://openalex.org/W1948992892","https://openalex.org/W2104657898","https://openalex.org/W1886884218","https://openalex.org/W1910826599","https://openalex.org/W1980100242","https://openalex.org/W2530420969","https://openalex.org/W2051187167"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3,164],"design":[4,166],"a":[5,85,126],"programmable":[6],"analog":[7,52],"calculation":[8],"unit":[9,132],"(ACU)":[10],"for":[11,56,89],"approximately":[12],"computing":[13],"arbitrary":[14],"functions":[15,30,103],"with":[16,43,104,148],"two":[17],"operands.":[18],"By":[19,64],"implementing":[20],"an":[21],"efficient":[22],"scheme":[23],"of":[24,49,60,119],"support":[25],"vector":[26],"regression,":[27],"the":[28,76,92,96,101,105,120,157,167],"target":[29,102],"are":[31,54,123],"retrieved":[32],"by":[33,75],"very":[34],"large":[35],"scale":[36],"integrated":[37],"circuits":[38,53],"in":[39,84],"one":[40],"clock":[41],"cycle":[42],"only":[44],"600":[45],"transistors.":[46],"A":[47],"set":[48],"dynamically":[50],"tunable":[51],"designed":[55,81],"generating":[57],"various":[58],"features":[59],"Gaussian":[61],"kernel":[62,67],"functions.":[63],"mixing":[65],"these":[66],"functions,":[68],"any":[69],"specific":[70],"complex":[71],"function":[72],"is":[73,80,145],"computed":[74],"regression.":[77],"The":[78,111,138],"ACU":[79,98,122],"and":[82,116,133,142,175],"simulated":[83],"standard":[86],"CMOS":[87],"technology":[88],"proof-of-concept.":[90],"From":[91],"circuit":[93],"simulation":[94],"results,":[95],"proposed":[97,121,158],"calculates":[99],"all":[100],"average":[106],"error":[107],"less":[108],"than":[109],"1.7%.":[110],"performances":[112],"over":[113],"energy,":[114],"flexibility,":[115],"hardware":[117],"efficiency":[118],"superior":[124],"to":[125],"basic":[127],"four-bit":[128],"digital":[129,162],"arithmetic":[130],"logic":[131],"look-up":[134],"table":[135],"based":[136],"architectures.":[137],"robustness":[139],"against":[140],"temperature":[141],"process":[143],"variations":[144],"also":[146,165],"presented":[147],"acceptable":[149],"fluctuations":[150],"on":[151],"calculating":[152],"results.":[153],"To":[154],"conveniently":[155],"integrate":[156],"ACUs":[159],"into":[160],"ordinary":[161],"systems,":[163],"compact":[168],"memory":[169],"circuits,":[170],"which":[171],"offer":[172],"dual-mode":[173],"(analog":[174],"binary)":[176],"data":[177],"storage/access.":[178]},"counts_by_year":[{"year":2026,"cited_by_count":8},{"year":2025,"cited_by_count":22},{"year":2024,"cited_by_count":8},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":4}],"updated_date":"2026-08-11T07:18:39.950985","created_date":"2025-10-10T00:00:00"}