{"id":"https://openalex.org/W2892864601","doi":"https://doi.org/10.1109/mm.2018.053631139","title":"Enabling Full Associativity with Memristive Address Decoder","display_name":"Enabling Full Associativity with Memristive Address Decoder","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2892864601","doi":"https://doi.org/10.1109/mm.2018.053631139","mag":"2892864601"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2018.053631139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.053631139","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007161424","display_name":"Leonid Yavits","orcid":"https://orcid.org/0000-0001-5248-3997"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Leonid Yavits","raw_affiliation_strings":["Technion – Israel Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030934781","display_name":"Roman Kaplan","orcid":"https://orcid.org/0000-0003-3722-0739"},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Roman Kaplan","raw_affiliation_strings":["Technion – Israel Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology","institution_ids":["https://openalex.org/I174306211"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010407295","display_name":"Ran Ginosar","orcid":null},"institutions":[{"id":"https://openalex.org/I174306211","display_name":"Technion \u2013 Israel Institute of Technology","ror":"https://ror.org/03qryx823","country_code":"IL","type":"education","lineage":["https://openalex.org/I174306211"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ran Ginosar","raw_affiliation_strings":["Technion – Israel Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Technion – Israel Institute of Technology","institution_ids":["https://openalex.org/I174306211"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007161424"],"corresponding_institution_ids":["https://openalex.org/I174306211"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.09313486,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"38","issue":"5","first_page":"32","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.984000027179718,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8874713182449341},{"id":"https://openalex.org/keywords/translation-lookaside-buffer","display_name":"Translation lookaside buffer","score":0.8459434509277344},{"id":"https://openalex.org/keywords/associative-property","display_name":"Associative property","score":0.6721247434616089},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.580518364906311},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.52386873960495},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5145794749259949},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.5030924677848816},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4996945858001709},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.44538912177085876},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43943488597869873},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.43078985810279846},{"id":"https://openalex.org/keywords/physical-address","display_name":"Physical address","score":0.39849215745925903},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3900115489959717},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3500179648399353},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.21772906184196472},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19612807035446167},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.13612663745880127},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11291185021400452}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8874713182449341},{"id":"https://openalex.org/C116007543","wikidata":"https://www.wikidata.org/wiki/Q1071403","display_name":"Translation lookaside buffer","level":4,"score":0.8459434509277344},{"id":"https://openalex.org/C159423971","wikidata":"https://www.wikidata.org/wiki/Q177251","display_name":"Associative property","level":2,"score":0.6721247434616089},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.580518364906311},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.52386873960495},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5145794749259949},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.5030924677848816},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4996945858001709},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.44538912177085876},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43943488597869873},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.43078985810279846},{"id":"https://openalex.org/C41036726","wikidata":"https://www.wikidata.org/wiki/Q844824","display_name":"Physical address","level":3,"score":0.39849215745925903},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3900115489959717},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3500179648399353},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.21772906184196472},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19612807035446167},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.13612663745880127},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11291185021400452},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2018.053631139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.053631139","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W403268491","https://openalex.org/W1969349120","https://openalex.org/W2008901850","https://openalex.org/W2018774711","https://openalex.org/W2025674646","https://openalex.org/W2043274724","https://openalex.org/W2047265961","https://openalex.org/W2072610908","https://openalex.org/W2085205847","https://openalex.org/W2087234896","https://openalex.org/W2120742511","https://openalex.org/W2126480274","https://openalex.org/W2126987530","https://openalex.org/W2130195589","https://openalex.org/W2150223214","https://openalex.org/W2588293627","https://openalex.org/W2626823825","https://openalex.org/W2888958755","https://openalex.org/W6679040485","https://openalex.org/W6682260171"],"related_works":["https://openalex.org/W2362744404","https://openalex.org/W743995","https://openalex.org/W2061812855","https://openalex.org/W4318969896","https://openalex.org/W2475386486","https://openalex.org/W2387151092","https://openalex.org/W2381395788","https://openalex.org/W2406884371","https://openalex.org/W2017119312","https://openalex.org/W2760957981"],"abstract_inverted_index":{"Address":[0],"decoders":[1],"are":[2],"typically":[3],"built":[4],"using":[5],"regular":[6],"logic":[7],"gates.":[8],"A":[9],"novel":[10],"Memristive":[11],"Perfect":[12],"Induction":[13],"gate":[14],"replaces":[15],"standard":[16],"NAND,":[17],"allowing":[18],"for":[19],"storing":[20],"the":[21,29,34],"address":[22,35],"alongside":[23],"data":[24],"and":[25,39,50],"comparing":[26],"it":[27],"to":[28],"input":[30],"address,":[31],"thus":[32],"transforming":[33],"decoder":[36],"into":[37],"CAM":[38],"enabling":[40],"fully":[41,46],"associative":[42,47],"access.":[43],"Applications":[44],"include":[45],"TLB,":[48],"cache,":[49],"virtually":[51],"addressable":[52],"memory.":[53]},"counts_by_year":[{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}