{"id":"https://openalex.org/W2894461321","doi":"https://doi.org/10.1109/mm.2018.053631138","title":"Defect-Tolerant Logic Synthesis for Memristor Crossbars with Performance Evaluation","display_name":"Defect-Tolerant Logic Synthesis for Memristor Crossbars with Performance Evaluation","publication_year":2018,"publication_date":"2018-09-01","ids":{"openalex":"https://openalex.org/W2894461321","doi":"https://doi.org/10.1109/mm.2018.053631138","mag":"2894461321"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2018.053631138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.053631138","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007428266","display_name":"Onur Tunali","orcid":"https://orcid.org/0000-0002-2326-0708"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Onur Tunali","raw_affiliation_strings":["Istanbul Technical University"],"affiliations":[{"raw_affiliation_string":"Istanbul Technical University","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000192858","display_name":"M. Ceylan Morg\u00fcl","orcid":"https://orcid.org/0000-0003-1484-6333"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"M. Ceylan Morgul","raw_affiliation_strings":["Istanbul Technical University"],"affiliations":[{"raw_affiliation_string":"Istanbul Technical University","institution_ids":["https://openalex.org/I48912391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010145600","display_name":"Mustafa Altun","orcid":"https://orcid.org/0000-0002-3103-1809"},"institutions":[{"id":"https://openalex.org/I48912391","display_name":"Istanbul Technical University","ror":"https://ror.org/059636586","country_code":"TR","type":"education","lineage":["https://openalex.org/I48912391"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Mustafa Altun","raw_affiliation_strings":["Istanbul Technical University"],"affiliations":[{"raw_affiliation_string":"Istanbul Technical University","institution_ids":["https://openalex.org/I48912391"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5007428266"],"corresponding_institution_ids":["https://openalex.org/I48912391"],"apc_list":null,"apc_paid":null,"fwci":0.7725,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.7410901,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"38","issue":"5","first_page":"22","last_page":"31"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.8220045566558838},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8011395335197449},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.753414511680603},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.547353982925415},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.52097088098526},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.487897127866745},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44612425565719604},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.4439622461795807},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4222296476364136},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2957596182823181},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.23377248644828796},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11157763004302979}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.8220045566558838},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8011395335197449},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.753414511680603},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.547353982925415},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.52097088098526},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.487897127866745},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44612425565719604},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.4439622461795807},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4222296476364136},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2957596182823181},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.23377248644828796},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11157763004302979},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2018.053631138","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2018.053631138","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:polen.itu.edu.tr:11527/18008","is_oa":false,"landing_page_url":"http://hdl.handle.net/11527/18008","pdf_url":null,"source":{"id":"https://openalex.org/S4306400460","display_name":"Istanbul Technical University Academic Open Archive (Istanbul Technical University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I48912391","host_organization_name":"Istanbul Technical University","host_organization_lineage":["https://openalex.org/I48912391"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=8474945&isnumber=8474938","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W2018774711","https://openalex.org/W2064632620","https://openalex.org/W2107969613","https://openalex.org/W2163105747","https://openalex.org/W2184708688","https://openalex.org/W2216132385","https://openalex.org/W2513849801","https://openalex.org/W2516467421","https://openalex.org/W2617650924","https://openalex.org/W2769561581","https://openalex.org/W2779255752","https://openalex.org/W2798567006","https://openalex.org/W2807750997","https://openalex.org/W6666901181","https://openalex.org/W6683906476","https://openalex.org/W6686609618","https://openalex.org/W6688395471","https://openalex.org/W6726134665","https://openalex.org/W6738335259","https://openalex.org/W6750324371"],"related_works":["https://openalex.org/W2015497999","https://openalex.org/W2171130799","https://openalex.org/W2015477599","https://openalex.org/W1966764473","https://openalex.org/W2098419840","https://openalex.org/W2789349722","https://openalex.org/W2121963733","https://openalex.org/W4318684523","https://openalex.org/W2100300803","https://openalex.org/W1977171228"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,36],"study":[4],"defect-tolerant":[5],"logic":[6,54],"synthesis":[7],"of":[8,44],"memristor-based":[9],"crossbar":[10],"architectures.":[11],"We":[12],"propose":[13],"a":[14],"hybrid":[15],"algorithm,":[16],"combining":[17],"heuristic":[18],"and":[19,41,52],"exact":[20],"algorithms,":[21],"that":[22],"achieves":[23],"perfect":[24],"tolerance":[25],"for":[26],"10-percent":[27],"stuck-at":[28],"open":[29],"defect":[30,34],"rates.":[31],"Along":[32],"with":[33],"tolerance,":[35],"also":[37],"consider":[38],"area,":[39],"delay,":[40],"power":[42],"costs":[43],"the":[45],"memristor":[46],"crossbars":[47],"to":[48],"elaborate":[49],"on":[50],"two-level":[51],"multi-level":[53],"designs.":[55]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}