{"id":"https://openalex.org/W2022740893","doi":"https://doi.org/10.1109/mm.2005.35","title":"Niagara: A 32-Way Multithreaded Sparc Processor","display_name":"Niagara: A 32-Way Multithreaded Sparc Processor","publication_year":2005,"publication_date":"2005-03-01","ids":{"openalex":"https://openalex.org/W2022740893","doi":"https://doi.org/10.1109/mm.2005.35","mag":"2022740893"},"language":"pt","primary_location":{"id":"doi:10.1109/mm.2005.35","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2005.35","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047515133","display_name":"Poonacha Kongetira","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"P. Kongetira","raw_affiliation_strings":["Sun Microsystems, Sunnyvale, CA","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems, Sunnyvale, CA","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021045457","display_name":"K. Aingaran","orcid":null},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Aingaran","raw_affiliation_strings":["Sun Microsystems","Sun Microsystems Inc., Sunnyvale, CA, USA"],"affiliations":[{"raw_affiliation_string":"Sun Microsystems","institution_ids":[]},{"raw_affiliation_string":"Sun Microsystems Inc., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1342911587"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023857198","display_name":"Kunle Olukotun","orcid":"https://orcid.org/0000-0002-8779-0636"},"institutions":[{"id":"https://openalex.org/I97018004","display_name":"Stanford University","ror":"https://ror.org/00f54p054","country_code":"US","type":"education","lineage":["https://openalex.org/I97018004"]},{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Olukotun","raw_affiliation_strings":["Department of Electrical engineering and computer science, Stanford University","Sun MicroSystems"],"affiliations":[{"raw_affiliation_string":"Department of Electrical engineering and computer science, Stanford University","institution_ids":["https://openalex.org/I97018004"]},{"raw_affiliation_string":"Sun MicroSystems","institution_ids":["https://openalex.org/I1342911587"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5047515133"],"corresponding_institution_ids":["https://openalex.org/I1342911587"],"apc_list":null,"apc_paid":null,"fwci":99.7179,"has_fulltext":false,"cited_by_count":992,"citation_normalized_percentile":{"value":0.99989703,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"25","issue":"2","first_page":"21","last_page":"29"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8959791660308838},{"id":"https://openalex.org/keywords/thread","display_name":"Thread (computing)","score":0.7084532976150513},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.6980727910995483},{"id":"https://openalex.org/keywords/task-parallelism","display_name":"Task parallelism","score":0.5737695693969727},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5426228046417236},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5279822945594788},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.503311812877655},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44354769587516785},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.43402692675590515},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.41764673590660095},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.40848368406295776},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.3196263909339905}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8959791660308838},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.7084532976150513},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.6980727910995483},{"id":"https://openalex.org/C42992933","wikidata":"https://www.wikidata.org/wiki/Q691169","display_name":"Task parallelism","level":3,"score":0.5737695693969727},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5426228046417236},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5279822945594788},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.503311812877655},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44354769587516785},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.43402692675590515},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.41764673590660095},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.40848368406295776},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.3196263909339905},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2005.35","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2005.35","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8500000238418579,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309036","display_name":"Purdue University","ror":"https://ror.org/02dqehb95"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1503188366","https://openalex.org/W1996341418","https://openalex.org/W2027781879","https://openalex.org/W2073965851","https://openalex.org/W2114421447","https://openalex.org/W2168300787","https://openalex.org/W2170653240","https://openalex.org/W3148484433","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W272107128","https://openalex.org/W2385581534","https://openalex.org/W2149156503","https://openalex.org/W2082701182","https://openalex.org/W2169040626","https://openalex.org/W41252351","https://openalex.org/W2164693448","https://openalex.org/W2010311448","https://openalex.org/W1599444852","https://openalex.org/W4302771143"],"abstract_inverted_index":{"The":[0,40],"Niagara":[1],"processor":[2],"implements":[3],"a":[4,10,46,60],"thread-rich":[5],"architecture":[6],"designed":[7],"to":[8,36,70],"provide":[9,37],"high-performance":[11],"solution":[12],"for":[13,59],"commercial":[14],"server":[15,71],"applications.":[16],"This":[17],"is":[18],"an":[19,51],"entirely":[20],"new":[21],"implementation":[22],"of":[23,33,50,77],"the":[24,66],"Sparc":[25],"V9":[26],"architectural":[27],"specification,":[28],"which":[29],"exploits":[30,65],"large":[31],"amounts":[32],"on-chip":[34],"parallelism":[35,68],"high":[38],"throughput.":[39],"hardware":[41],"supports":[42],"32":[43],"threads":[44],"with":[45],"memory":[47,57],"subsystem":[48],"consisting":[49],"on-board":[52],"crossbar,":[53],"level-2":[54],"cache,":[55],"and":[56],"controllers":[58],"highly":[61],"integrated":[62],"design":[63],"that":[64],"thread-level":[67],"inherent":[69],"applications,":[72],"while":[73],"targeting":[74],"low":[75],"levels":[76],"power":[78],"consumption.":[79]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":15},{"year":2016,"cited_by_count":30},{"year":2015,"cited_by_count":25},{"year":2014,"cited_by_count":33},{"year":2013,"cited_by_count":53},{"year":2012,"cited_by_count":68}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}