{"id":"https://openalex.org/W2057623340","doi":"https://doi.org/10.1109/mm.2004.1289291","title":"Pivotpoint: clockless crossbar switch for high-performance embedded systems","display_name":"Pivotpoint: clockless crossbar switch for high-performance embedded systems","publication_year":2004,"publication_date":"2004-03-01","ids":{"openalex":"https://openalex.org/W2057623340","doi":"https://doi.org/10.1109/mm.2004.1289291","mag":"2057623340"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2004.1289291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2004.1289291","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091282659","display_name":"Uri Cummings","orcid":null},"institutions":[{"id":"https://openalex.org/I4210133922","display_name":"Fulcrum Corporation (United States)","ror":"https://ror.org/03jst3522","country_code":"US","type":"company","lineage":["https://openalex.org/I4210133922"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"U. Cummings","raw_affiliation_strings":["Fulcrum MicroSystems, Inc","Fulcrum Microsystems, CA, USA"],"affiliations":[{"raw_affiliation_string":"Fulcrum MicroSystems, Inc","institution_ids":[]},{"raw_affiliation_string":"Fulcrum Microsystems, CA, USA","institution_ids":["https://openalex.org/I4210133922"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5091282659"],"corresponding_institution_ids":["https://openalex.org/I4210133922"],"apc_list":null,"apc_paid":null,"fwci":0.70875977,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74802111,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"24","issue":"2","first_page":"48","last_page":"59"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.88329017162323},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8174734711647034},{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7170472741127014},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.65592360496521},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6352801322937012},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5219175815582275},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4720405340194702},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.47050780057907104},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.4487883746623993},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44652724266052246},{"id":"https://openalex.org/keywords/asynchronous-system","display_name":"Asynchronous system","score":0.4160707890987396},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3598238229751587},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.2725570499897003},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2404637336730957},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.1733209788799286},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12668120861053467},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12288466095924377}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.88329017162323},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8174734711647034},{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7170472741127014},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.65592360496521},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6352801322937012},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5219175815582275},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4720405340194702},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.47050780057907104},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.4487883746623993},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44652724266052246},{"id":"https://openalex.org/C7923308","wikidata":"https://www.wikidata.org/wiki/Q4812211","display_name":"Asynchronous system","level":5,"score":0.4160707890987396},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3598238229751587},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.2725570499897003},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2404637336730957},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.1733209788799286},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12668120861053467},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12288466095924377},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2004.1289291","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2004.1289291","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5899999737739563,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1577323490","https://openalex.org/W1666015432","https://openalex.org/W2109729044","https://openalex.org/W2134829921","https://openalex.org/W2157617940","https://openalex.org/W2159042429","https://openalex.org/W4231905827","https://openalex.org/W4298011152"],"related_works":["https://openalex.org/W364924225","https://openalex.org/W1993985975","https://openalex.org/W2093992207","https://openalex.org/W2384756109","https://openalex.org/W4312516786","https://openalex.org/W2617270062","https://openalex.org/W2142104465","https://openalex.org/W2108168368","https://openalex.org/W142020038","https://openalex.org/W2237508561"],"abstract_inverted_index":{"PivotPoint":[0,37],"is":[1,82,94],"a":[2,26,62,70],"blended":[3],"synchronous-asynchronous":[4],"system":[5],"on":[6],"chip":[7],"(SoC).":[8],"That":[9],"is,":[10],"designers":[11],"employed":[12],"synchronous":[13],"and":[14,53,110],"asynchronous":[15,41],"methodologies":[16],"in":[17,60,101],"the":[18,30,44,48,58,74,91,95,98,102,107,111],"design,":[19],"using":[20],"whichever":[21],"was":[22],"most":[23],"advantageous":[24],"for":[25],"given":[27],"region":[28],"of":[29,73],"circuit.":[31],"A":[32],"generally":[33],"available":[34],"commercial":[35],"product,":[36],"primarily":[38],"contains":[39],"high-performance":[40],"logic.":[42],"Although":[43],"technology's":[45],"promise":[46],"motivated":[47],"design":[49],"effort,":[50],"many":[51],"architecture":[52],"methodology":[54,121],"innovations":[55],"occurred":[56],"along":[57],"way":[59],"creating":[61],"commercially":[63],"viable":[64],"clockless":[65],"IC.":[66],"Synchronous":[67],"systems":[68],"dedicate":[69],"significant":[71],"percentage":[72],"clock":[75,103,108],"period":[76],"to":[77],"margin":[78,88],"during":[79],"which":[80,105],"there":[81],"no":[83],"useful":[84],"logical":[85],"computation.":[86],"Design":[87],"can":[89],"be":[90],"largest;":[92],"it":[93],"difference":[96,116],"between":[97],"worst-case":[99],"paths":[100],"domain,":[104],"define":[106],"period,":[109],"average-case":[112],"paths.":[113],"Shrinking":[114],"this":[115],"requires":[117],"considerable":[118],"engineering":[119],"and/or":[120],"work.":[122]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}