{"id":"https://openalex.org/W2077192574","doi":"https://doi.org/10.1109/mm.2003.1261393","title":"Nonuniform cache architectures for wire-delay dominated on-chip caches","display_name":"Nonuniform cache architectures for wire-delay dominated on-chip caches","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2077192574","doi":"https://doi.org/10.1109/mm.2003.1261393","mag":"2077192574"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2003.1261393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1261393","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101667271","display_name":"Changkyu Kim","orcid":"https://orcid.org/0000-0002-0283-8371"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Changkyu Kim","raw_affiliation_strings":["University of Texas, Austin, USA","Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067337700","display_name":"Doug Burger","orcid":"https://orcid.org/0009-0006-6588-6596"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Burger","raw_affiliation_strings":["University of Texas, Austin, USA","Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063354509","display_name":"Stephen W. Keckler","orcid":"https://orcid.org/0000-0001-6701-6099"},"institutions":[{"id":"https://openalex.org/I86519309","display_name":"The University of Texas at Austin","ror":"https://ror.org/00hj54h04","country_code":"US","type":"education","lineage":["https://openalex.org/I86519309"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.W. Keckler","raw_affiliation_strings":["University of Texas, Austin, USA","Texas Univ., Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"University of Texas, Austin, USA","institution_ids":["https://openalex.org/I86519309"]},{"raw_affiliation_string":"Texas Univ., Austin, TX, USA","institution_ids":["https://openalex.org/I86519309"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101667271"],"corresponding_institution_ids":["https://openalex.org/I86519309"],"apc_list":null,"apc_paid":null,"fwci":1.7314,"has_fulltext":false,"cited_by_count":93,"citation_normalized_percentile":{"value":0.84807405,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"6","first_page":"99","last_page":"107"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8880860209465027},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.8137662410736084},{"id":"https://openalex.org/keywords/cache-algorithms","display_name":"Cache algorithms","score":0.7570277452468872},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6366571187973022},{"id":"https://openalex.org/keywords/smart-cache","display_name":"Smart Cache","score":0.6246533393859863},{"id":"https://openalex.org/keywords/cache-pollution","display_name":"Cache pollution","score":0.6158850193023682},{"id":"https://openalex.org/keywords/cache-invalidation","display_name":"Cache invalidation","score":0.6007758975028992},{"id":"https://openalex.org/keywords/cache-coloring","display_name":"Cache coloring","score":0.575244128704071},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.540452778339386},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.42610377073287964},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32697033882141113},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1689741015434265}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8880860209465027},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.8137662410736084},{"id":"https://openalex.org/C38556500","wikidata":"https://www.wikidata.org/wiki/Q13404475","display_name":"Cache algorithms","level":4,"score":0.7570277452468872},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6366571187973022},{"id":"https://openalex.org/C167713795","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"Smart Cache","level":5,"score":0.6246533393859863},{"id":"https://openalex.org/C113166858","wikidata":"https://www.wikidata.org/wiki/Q5015981","display_name":"Cache pollution","level":5,"score":0.6158850193023682},{"id":"https://openalex.org/C25536678","wikidata":"https://www.wikidata.org/wiki/Q5015977","display_name":"Cache invalidation","level":5,"score":0.6007758975028992},{"id":"https://openalex.org/C201148951","wikidata":"https://www.wikidata.org/wiki/Q5015976","display_name":"Cache coloring","level":4,"score":0.575244128704071},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.540452778339386},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.42610377073287964},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32697033882141113},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1689741015434265}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mm.2003.1261393","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1261393","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.148.9713","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.148.9713","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.utexas.edu/users/ckkim/papers/nuca_ieee_micro.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.9842","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.9842","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/dl/mags/mi/2003/06/m6099.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320332180","display_name":"Defense Advanced Research Projects Agency","ror":"https://ror.org/02caytj08"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1594170083","https://openalex.org/W2101735776","https://openalex.org/W2102081731","https://openalex.org/W2108117840","https://openalex.org/W2126372249","https://openalex.org/W2132148829","https://openalex.org/W2145871983","https://openalex.org/W2146844574","https://openalex.org/W2167540744","https://openalex.org/W2170475078","https://openalex.org/W4235218387","https://openalex.org/W4236258190","https://openalex.org/W4240346134","https://openalex.org/W4245640831","https://openalex.org/W4251070938","https://openalex.org/W4253401904","https://openalex.org/W6635560143","https://openalex.org/W6685322103"],"related_works":["https://openalex.org/W2133489088","https://openalex.org/W2363769136","https://openalex.org/W2114386333","https://openalex.org/W2734782074","https://openalex.org/W2148571123","https://openalex.org/W2031173804","https://openalex.org/W2126408955","https://openalex.org/W2115222420","https://openalex.org/W2098406302","https://openalex.org/W2369103246"],"abstract_inverted_index":{"Nonuniform":[0],"cache":[1,45,74],"access":[2,73],"designs":[3,23,41],"solve":[4],"the":[5,20,28,31,35,44],"on-chip":[6],"wire":[7],"delay":[8],"problem":[9],"for":[10],"future":[11],"large":[12],"integrated":[13],"caches.":[14],"By":[15],"embedding":[16],"a":[17,47],"network":[18,48],"in":[19],"cache,":[21,29],"NUCA":[22,59],"let":[24],"data":[25],"migrate":[26],"within":[27],"clustering":[30],"working":[32],"set":[33],"nearest":[34],"processor.":[36],"The":[37],"authors":[38],"propose":[39],"several":[40],"that":[42],"treat":[43],"as":[46],"of":[49],"banks":[50],"and":[51,66],"facilitate":[52],"nonuniform":[53],"accesses":[54],"to":[55],"different":[56],"physical":[57],"regions.":[58],"architectures":[60],"offer":[61],"low-latency":[62],"access,":[63],"increased":[64],"scalability,":[65],"greater":[67],"performance":[68],"stability":[69],"than":[70],"conventional":[71],"uniform":[72],"architectures.":[75]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":7},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":4}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}