{"id":"https://openalex.org/W2097653958","doi":"https://doi.org/10.1109/mm.2003.1261388","title":"Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor","display_name":"Dynamic frequency and voltage scaling for a multiple-clock-domain microprocessor","publication_year":2003,"publication_date":"2003-11-01","ids":{"openalex":"https://openalex.org/W2097653958","doi":"https://doi.org/10.1109/mm.2003.1261388","mag":"2097653958"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2003.1261388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1261388","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/bitstreams/2f67ed72-e603-4bf9-836b-541d2bb10f14/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000686736","display_name":"Grigorios Magklis","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Magklis","raw_affiliation_strings":["Intel, Malaysia","Intel#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel, Malaysia","institution_ids":[]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5066524934","display_name":"G. Semeraro","orcid":null},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"G. Semeraro","raw_affiliation_strings":["Rochester Institute of Technology, USA","Rochester\u00a0Institute\u00a0of\u00a0Technology"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology, USA","institution_ids":["https://openalex.org/I155173764"]},{"raw_affiliation_string":"Rochester\u00a0Institute\u00a0of\u00a0Technology","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009386140","display_name":"David H. Albonesi","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D.H. Albonesi","raw_affiliation_strings":["University of Rochester, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113685821","display_name":"S. Dropsho","orcid":null},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.G. Dropsho","raw_affiliation_strings":["University of Rochester, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013232946","display_name":"Sandhya Dwarkadas","orcid":"https://orcid.org/0000-0003-2631-8191"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S. Dwarkadas","raw_affiliation_strings":["University of Rochester, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5079254515","display_name":"Michael L. Scott","orcid":"https://orcid.org/0000-0001-8652-7644"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M.L. Scott","raw_affiliation_strings":["University of Rochester, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Rochester, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.1788,"has_fulltext":true,"cited_by_count":105,"citation_normalized_percentile":{"value":0.91747323,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"23","issue":"6","first_page":"62","last_page":"68"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7973862886428833},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6819032430648804},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.6562655568122864},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.6219831705093384},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5740536451339722},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.5128462910652161},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5125441551208496},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.5115083456039429},{"id":"https://openalex.org/keywords/asynchrony","display_name":"Asynchrony (computer programming)","score":0.49360549449920654},{"id":"https://openalex.org/keywords/frequency-domain","display_name":"Frequency domain","score":0.4813869297504425},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4734881818294525},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.4472096562385559},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.4389477074146271},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4196867346763611},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.41511809825897217},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3872881233692169},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3758556842803955},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36041319370269775},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3217046856880188},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.19034719467163086},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12499654293060303},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08388859033584595},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.07299208641052246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7973862886428833},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6819032430648804},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.6562655568122864},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.6219831705093384},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5740536451339722},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.5128462910652161},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5125441551208496},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.5115083456039429},{"id":"https://openalex.org/C2779019669","wikidata":"https://www.wikidata.org/wiki/Q25203946","display_name":"Asynchrony (computer programming)","level":3,"score":0.49360549449920654},{"id":"https://openalex.org/C19118579","wikidata":"https://www.wikidata.org/wiki/Q786423","display_name":"Frequency domain","level":2,"score":0.4813869297504425},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4734881818294525},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.4472096562385559},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.4389477074146271},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4196867346763611},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.41511809825897217},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3872881233692169},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3758556842803955},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36041319370269775},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3217046856880188},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.19034719467163086},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12499654293060303},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08388859033584595},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.07299208641052246},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/mm.2003.1261388","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1261388","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:infoscience.epfl.ch:97169","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/97169","pdf_url":"https://infoscience.epfl.ch/bitstreams/2f67ed72-e603-4bf9-836b-541d2bb10f14/download","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.58.3798","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.58.3798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.rochester.edu/u/scott/papers/2003_IEEE_Micro.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.tind.io:97169","is_oa":true,"landing_page_url":"https://infoscience.epfl.ch/handle/20.500.14299/237237","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"research article"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:97169","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/97169","pdf_url":"https://infoscience.epfl.ch/bitstreams/2f67ed72-e603-4bf9-836b-541d2bb10f14/download","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2097653958.pdf","grobid_xml":"https://content.openalex.org/works/W2097653958.grobid-xml"},"referenced_works_count":20,"referenced_works":["https://openalex.org/W1489781149","https://openalex.org/W1609287256","https://openalex.org/W1805922134","https://openalex.org/W2032094184","https://openalex.org/W2102159448","https://openalex.org/W2102727118","https://openalex.org/W2108730429","https://openalex.org/W2129763083","https://openalex.org/W2131308327","https://openalex.org/W2133393645","https://openalex.org/W3140903683","https://openalex.org/W4241323966","https://openalex.org/W4246334093","https://openalex.org/W4251660911","https://openalex.org/W4254014143","https://openalex.org/W4285719527","https://openalex.org/W6629170583","https://openalex.org/W6636576922","https://openalex.org/W6638167735","https://openalex.org/W6792941224"],"related_works":["https://openalex.org/W4386968318","https://openalex.org/W2474747038","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W3006003651","https://openalex.org/W2052455055","https://openalex.org/W2384600254","https://openalex.org/W2294981364","https://openalex.org/W2133326759","https://openalex.org/W2040807843"],"abstract_inverted_index":{"Multiple":[0],"clock":[1,13,42,105],"domains":[2,85,113],"is":[3,81,107],"one":[4,91],"solution":[5],"to":[6,23,90,100],"the":[7,12,68,126],"increasing":[8],"problem":[9],"of":[10,36,70],"propagating":[11],"signal":[14],"across":[15],"increasingly":[16],"larger":[17],"and":[18,27,66,118],"faster":[19],"chips.":[20],"The":[21],"ability":[22],"independently":[24],"scale":[25],"frequency":[26,59,119],"voltage":[28,117,123],"in":[29],"each":[30,78,101],"domain":[31,43,80,127],"creates":[32],"a":[33,48,62,110],"powerful":[34],"means":[35],"reducing":[37],"power":[38],"dissipation.":[39],"A":[40],"multiple":[41],"(MCD)":[44],"microarchitecture,":[45],"which":[46],"uses":[47],"globally":[49],"asynchronous,":[50],"locally":[51],"synchronous":[52,63,97],"(GALS)":[53],"clocking":[54],"style,":[55],"permits":[56],"future":[57],"aggressive":[58],"increases,":[60],"maintains":[61],"design":[64,98],"methodology,":[65],"exploits":[67],"trend":[69],"making":[71],"functional":[72],"blocks":[73],"more":[74],"autonomous.":[75],"In":[76],"MCD,":[77],"processor":[79],"internally":[82],"synchronous,":[83],"but":[84,103],"operate":[86],"asynchronously":[87],"with":[88],"respect":[89],"another.":[92],"Designers":[93],"still":[94],"apply":[95],"existing":[96],"techniques":[99],"domain,":[102],"global":[104],"skew":[106],"no":[108],"longer":[109],"constraint.":[111],"Moreover,":[112],"can":[114],"have":[115],"independent":[116],"control,":[120],"enabling":[121],"dynamic":[122],"scaling":[124],"at":[125],"level.":[128]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":11},{"year":2012,"cited_by_count":8}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}