{"id":"https://openalex.org/W2120710490","doi":"https://doi.org/10.1109/mm.2003.1225969","title":"A case for studying DRAM issues at the system level","display_name":"A case for studying DRAM issues at the system level","publication_year":2003,"publication_date":"2003-07-01","ids":{"openalex":"https://openalex.org/W2120710490","doi":"https://doi.org/10.1109/mm.2003.1225969","mag":"2120710490"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2003.1225969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1225969","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://drum.lib.umd.edu/bitstreams/4165bfb1-02d9-4cb3-bd12-23c51af9a10e/download","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5047597896","display_name":"Bruce Jacob","orcid":"https://orcid.org/0009-0005-3493-8245"},"institutions":[{"id":"https://openalex.org/I66946132","display_name":"University of Maryland, College Park","ror":"https://ror.org/047s2c258","country_code":"US","type":"education","lineage":["https://openalex.org/I66946132"]},{"id":"https://openalex.org/I6059380","display_name":"University of Baltimore","ror":"https://ror.org/024gw2733","country_code":"US","type":"education","lineage":["https://openalex.org/I6059380"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"B. Jacob","raw_affiliation_strings":["University of Maryland, USA","[Maryland Univ., Baltimore, MD, USA]"],"affiliations":[{"raw_affiliation_string":"University of Maryland, USA","institution_ids":["https://openalex.org/I66946132"]},{"raw_affiliation_string":"[Maryland Univ., Baltimore, MD, USA]","institution_ids":["https://openalex.org/I6059380"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5047597896"],"corresponding_institution_ids":["https://openalex.org/I6059380","https://openalex.org/I66946132"],"apc_list":null,"apc_paid":null,"fwci":1.7331,"has_fulltext":true,"cited_by_count":30,"citation_normalized_percentile":{"value":0.85210477,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"23","issue":"4","first_page":"44","last_page":"56"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.9524694085121155},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.806039571762085},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.7037634253501892},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5086015462875366},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5017738342285156},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4880441725254059},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.4833618998527527},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.41513293981552124},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.26745057106018066},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.26541778445243835},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2594085931777954},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18112733960151672}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.9524694085121155},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.806039571762085},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.7037634253501892},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5086015462875366},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5017738342285156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4880441725254059},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.4833618998527527},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.41513293981552124},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.26745057106018066},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.26541778445243835},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2594085931777954},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18112733960151672},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/mm.2003.1225969","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1225969","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:drum.lib.umd.edu:1903/7452","is_oa":true,"landing_page_url":"http://hdl.handle.net/1903/7452","pdf_url":"https://drum.lib.umd.edu/bitstreams/4165bfb1-02d9-4cb3-bd12-23c51af9a10e/download","source":{"id":"https://openalex.org/S4306402644","display_name":"Digital Repository at the University of Maryland (University of Maryland College Park)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66946132","host_organization_name":"University of Maryland, College Park","host_organization_lineage":["https://openalex.org/I66946132"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"}],"best_oa_location":{"id":"pmh:oai:drum.lib.umd.edu:1903/7452","is_oa":true,"landing_page_url":"http://hdl.handle.net/1903/7452","pdf_url":"https://drum.lib.umd.edu/bitstreams/4165bfb1-02d9-4cb3-bd12-23c51af9a10e/download","source":{"id":"https://openalex.org/S4306402644","display_name":"Digital Repository at the University of Maryland (University of Maryland College Park)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I66946132","host_organization_name":"University of Maryland, College Park","host_organization_lineage":["https://openalex.org/I66946132"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Article"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320328633","display_name":"Jacobs University","ror":"https://ror.org/02yrs2n53"},{"id":"https://openalex.org/F4320338279","display_name":"Air Force Office of Scientific Research","ror":"https://ror.org/011e9bt93"}],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2120710490.pdf","grobid_xml":"https://content.openalex.org/works/W2120710490.grobid-xml"},"referenced_works_count":19,"referenced_works":["https://openalex.org/W119142178","https://openalex.org/W1784627604","https://openalex.org/W1983096721","https://openalex.org/W2018761720","https://openalex.org/W2097215759","https://openalex.org/W2100913437","https://openalex.org/W2106449576","https://openalex.org/W2122060420","https://openalex.org/W2126569725","https://openalex.org/W2135392092","https://openalex.org/W2149630066","https://openalex.org/W3003597364","https://openalex.org/W3119946777","https://openalex.org/W4244817682","https://openalex.org/W4285719527","https://openalex.org/W4292169167","https://openalex.org/W6604776316","https://openalex.org/W6638197151","https://openalex.org/W6680425756"],"related_works":["https://openalex.org/W1677565170","https://openalex.org/W2071568619","https://openalex.org/W1973044731","https://openalex.org/W2361255446","https://openalex.org/W2382635124","https://openalex.org/W2389333520","https://openalex.org/W3118754324","https://openalex.org/W1592801684","https://openalex.org/W2120710490","https://openalex.org/W3191974345"],"abstract_inverted_index":{"The":[0],"widening":[1],"gap":[2,51],"between":[3],"today's":[4],"processor":[5],"and":[6,38],"memory":[7],"speeds":[8],"makes":[9],"DRAM":[10,23],"subsystem":[11],"design":[12],"an":[13],"increasingly":[14],"important":[15],"part":[16],"of":[17],"computer":[18],"system":[19],"design.":[20],"If":[21],"the":[22,28,50],"research":[24],"community":[25],"would":[26],"follow":[27],"microprocessor":[29],"community's":[30],"lead":[31],"by":[32],"leaning":[33],"more":[34],"heavily":[35],"on":[36],"architecture-":[37],"system-level":[39],"solutions":[40,45],"in":[41],"addition":[42],"to":[43,46,54],"technology-level":[44],"achieve":[47],"higher":[48],"performance,":[49],"might":[52],"begin":[53],"close.":[55]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":3}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}