{"id":"https://openalex.org/W2116020886","doi":"https://doi.org/10.1109/mm.2003.1196115","title":"Hyperthreading technology in the netburst microarchitecture","display_name":"Hyperthreading technology in the netburst microarchitecture","publication_year":2003,"publication_date":"2003-03-01","ids":{"openalex":"https://openalex.org/W2116020886","doi":"https://doi.org/10.1109/mm.2003.1196115","mag":"2116020886"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2003.1196115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1196115","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016656726","display_name":"David Koufaty","orcid":"https://orcid.org/0000-0001-9511-1296"},"institutions":[{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]},{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"D. Koufaty","raw_affiliation_strings":["Intel","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110907320","display_name":"Deborah T. Marr","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":false,"raw_author_name":"D.T. Marr","raw_affiliation_strings":["Intel","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016656726"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":17.8596,"has_fulltext":false,"cited_by_count":232,"citation_normalized_percentile":{"value":0.99610326,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":"23","issue":"2","first_page":"56","last_page":"65"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10772","display_name":"Distributed systems and fault tolerance","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8722110986709595},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7825931906700134},{"id":"https://openalex.org/keywords/pentium","display_name":"Pentium","score":0.7252989411354065},{"id":"https://openalex.org/keywords/shared-resource","display_name":"Shared resource","score":0.6217578053474426},{"id":"https://openalex.org/keywords/multithreading","display_name":"Multithreading","score":0.5887508392333984},{"id":"https://openalex.org/keywords/simultaneous-multithreading","display_name":"Simultaneous multithreading","score":0.5459276437759399},{"id":"https://openalex.org/keywords/xeon","display_name":"Xeon","score":0.540799081325531},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5344340801239014},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.452075719833374},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.43321651220321655},{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.4105827212333679},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.3796764016151428},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3441667854785919},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.21203646063804626}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8722110986709595},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7825931906700134},{"id":"https://openalex.org/C46268123","wikidata":"https://www.wikidata.org/wiki/Q214314","display_name":"Pentium","level":2,"score":0.7252989411354065},{"id":"https://openalex.org/C51332947","wikidata":"https://www.wikidata.org/wiki/Q1172305","display_name":"Shared resource","level":2,"score":0.6217578053474426},{"id":"https://openalex.org/C201410400","wikidata":"https://www.wikidata.org/wiki/Q1064412","display_name":"Multithreading","level":3,"score":0.5887508392333984},{"id":"https://openalex.org/C85717602","wikidata":"https://www.wikidata.org/wiki/Q82178","display_name":"Simultaneous multithreading","level":4,"score":0.5459276437759399},{"id":"https://openalex.org/C145108525","wikidata":"https://www.wikidata.org/wiki/Q656154","display_name":"Xeon","level":2,"score":0.540799081325531},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5344340801239014},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.452075719833374},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.43321651220321655},{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.4105827212333679},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.3796764016151428},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3441667854785919},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.21203646063804626},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C138101251","wikidata":"https://www.wikidata.org/wiki/Q213092","display_name":"Thread (computing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2003.1196115","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1196115","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.41999998688697815,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W63944998","https://openalex.org/W70437322","https://openalex.org/W1971851724","https://openalex.org/W2081040934","https://openalex.org/W2097869070","https://openalex.org/W2114421447","https://openalex.org/W2116020886","https://openalex.org/W2118532220","https://openalex.org/W2120230074","https://openalex.org/W2152496451","https://openalex.org/W2622728018","https://openalex.org/W2916411819","https://openalex.org/W3142147837","https://openalex.org/W3148484433","https://openalex.org/W4244285675","https://openalex.org/W4254869711","https://openalex.org/W6602613798","https://openalex.org/W6691343681","https://openalex.org/W6792903772","https://openalex.org/W6793277613"],"related_works":["https://openalex.org/W2133675875","https://openalex.org/W2057234250","https://openalex.org/W4255428424","https://openalex.org/W2158581001","https://openalex.org/W2104543805","https://openalex.org/W196517846","https://openalex.org/W167851130","https://openalex.org/W2377060038","https://openalex.org/W127325130","https://openalex.org/W2405080095"],"abstract_inverted_index":{"Hyperthreading":[0],"technology,":[1],"which":[2],"brings":[3],"the":[4,10,17,25,33,36,49,54,69,80,104,113,117,121,148,152,182,189],"concept":[5],"of":[6,43,72,150,178,188],"simultaneous":[7],"multithreading":[8],"to":[9,53,97,111],"Intel":[11,18,31,37],"architecture,":[12],"was":[13],"first":[14],"introduced":[15],"on":[16,35,181,206],"Xeon":[19],"processor":[20,91],"in":[21,63,131,142],"early":[22],"2002":[23],"for":[24,156],"server":[26],"market.":[27,56],"In":[28],"November":[29],"2002,":[30],"launched":[32],"technology":[34,50,58,81,114,122,135,202],"Pentium":[38],"4":[39],"at":[40],"clock":[41],"frequencies":[42],"3.06":[44],"GHz":[45],"and":[46,66,100,107,115,123,163,173,186,194],"higher,":[47],"making":[48],"widely":[51],"available":[52],"consumer":[55],"This":[57,76],"signals":[59],"a":[60,88,128,134],"new":[61],"direction":[62],"microarchitecture":[64,73],"development":[65],"fundamentally":[67],"changes":[68],"cost-benefit":[70],"tradeoffs":[71],"design":[74],"choices.":[75],"article":[77],"describes":[78],"how":[79,85,200],"works,":[82],"that":[83,136],"is,":[84],"we":[86,125,198],"make":[87],"single":[89],"physical":[90],"appear":[92],"as":[93],"multiple":[94],"logical":[95],"processors":[96],"operating":[98],"systems":[99],"software.":[101],"We":[102,146],"highlight":[103],"additional":[105],"structures":[106],"die":[108,144],"area":[109],"needed":[110],"implement":[112],"discuss":[116],"fundamental":[118],"ideas":[119],"behind":[120],"why":[124],"can":[126],"get":[127],"25-percent":[129],"boost":[130],"performance":[132,205],"from":[133],"costs":[137],"less":[138],"than":[139],"5":[140],"percent":[141],"added":[143],"area.":[145],"illustrate":[147],"importance":[149],"choosing":[151],"right":[153],"sharing":[154,167],"policy":[155,179],"each":[157],"shared":[158],"resource":[159],"by":[160],"describing,":[161],"examining,":[162],"comparing":[164],"three":[165],"different":[166],"policies:":[168],"partitioned":[169],"resources,":[170],"threshold":[171],"sharing,":[172],"full":[174],"sharing.":[175],"The":[176],"choice":[177],"depends":[180],"traffic":[183],"pattern,":[184],"complexity":[185],"size":[187],"resource,":[190],"potential":[191],"deadlock/livelock":[192],"scenarios,":[193],"other":[195],"considerations.":[196],"Finally,":[197],"show":[199],"this":[201],"significantly":[203],"improves":[204],"several":[207],"relevant":[208],"workloads.":[209]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":9},{"year":2019,"cited_by_count":9},{"year":2018,"cited_by_count":15},{"year":2017,"cited_by_count":5},{"year":2016,"cited_by_count":9},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":9},{"year":2012,"cited_by_count":18}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}