{"id":"https://openalex.org/W1986535055","doi":"https://doi.org/10.1109/mm.2003.1196114","title":"Itanium 2 processor microarchitecture","display_name":"Itanium 2 processor microarchitecture","publication_year":2003,"publication_date":"2003-03-01","ids":{"openalex":"https://openalex.org/W1986535055","doi":"https://doi.org/10.1109/mm.2003.1196114","mag":"1986535055"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2003.1196114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1196114","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078428831","display_name":"C. McNairy","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I4210158342","display_name":"Intel (United Kingdom)","ror":"https://ror.org/058cxws58","country_code":"GB","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"]}],"countries":["GB","US"],"is_corresponding":true,"raw_author_name":"C. McNairy","raw_affiliation_strings":["Intel","Intel#TAB#"],"affiliations":[{"raw_affiliation_string":"Intel","institution_ids":["https://openalex.org/I4210158342"]},{"raw_affiliation_string":"Intel#TAB#","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023817319","display_name":"Don Soltis","orcid":null},"institutions":[{"id":"https://openalex.org/I1324840837","display_name":"Hewlett-Packard (United States)","ror":"https://ror.org/059rn9488","country_code":"US","type":"company","lineage":["https://openalex.org/I1324840837"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Soltis","raw_affiliation_strings":["Hewlett Packard Company, USA","Hewlett Packard"],"affiliations":[{"raw_affiliation_string":"Hewlett Packard Company, USA","institution_ids":["https://openalex.org/I1324840837"]},{"raw_affiliation_string":"Hewlett Packard","institution_ids":["https://openalex.org/I1324840837"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5078428831"],"corresponding_institution_ids":["https://openalex.org/I1343180700","https://openalex.org/I4210158342"],"apc_list":null,"apc_paid":null,"fwci":13.3699,"has_fulltext":false,"cited_by_count":157,"citation_normalized_percentile":{"value":0.99176801,"is_in_top_1_percent":true,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"23","issue":"2","first_page":"44","last_page":"55"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9882000088691711,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9843000173568726,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9363999962806702,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8382382392883301},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.7462121248245239},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5623995065689087},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.4283914864063263},{"id":"https://openalex.org/keywords/superscalar","display_name":"Superscalar","score":0.41963425278663635},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4160307049751282}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8382382392883301},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.7462121248245239},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5623995065689087},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.4283914864063263},{"id":"https://openalex.org/C147101560","wikidata":"https://www.wikidata.org/wiki/Q1045706","display_name":"Superscalar","level":2,"score":0.41963425278663635},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4160307049751282}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2003.1196114","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2003.1196114","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1485331404","https://openalex.org/W1979072566","https://openalex.org/W2095950905","https://openalex.org/W2114070056","https://openalex.org/W2118329107","https://openalex.org/W2130363691","https://openalex.org/W2625819298","https://openalex.org/W4232381701"],"related_works":["https://openalex.org/W1521960115","https://openalex.org/W2230270457","https://openalex.org/W613182605","https://openalex.org/W2544364117","https://openalex.org/W2145523143","https://openalex.org/W2225963097","https://openalex.org/W1916582918","https://openalex.org/W2109750263","https://openalex.org/W2604386922","https://openalex.org/W122453572"],"abstract_inverted_index":{"The":[0],"Itanium":[1,10],"2":[2],"processor":[3,11],"extends":[4],"the":[5,9],"processing":[6],"power":[7],"of":[8],"family":[12],"with":[13],"a":[14,25],"capable":[15],"and":[16,31,37],"balanced":[17],"microarchitecture.":[18],"Executing":[19],"up":[20],"to":[21],"six":[22],"instructions":[23],"at":[24],"time,":[26],"it":[27],"provides":[28],"both":[29],"performance":[30],"binary":[32],"compatibility":[33],"for":[34],"Itanium-based":[35],"applications":[36],"operating":[38],"systems.":[39]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":2},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":8},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":15},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}