{"id":"https://openalex.org/W2170743653","doi":"https://doi.org/10.1109/mm.2002.1044302","title":"Efficient construction of aliasing-free compaction circuitry","display_name":"Efficient construction of aliasing-free compaction circuitry","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2170743653","doi":"https://doi.org/10.1109/mm.2002.1044302","mag":"2170743653"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2002.1044302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044302","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059987567","display_name":"Ozgur Sinanoglu","orcid":"https://orcid.org/0000-0003-0782-0397"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"O. Sinanoglu","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5006811625","display_name":"Alex Orailo\u011flu","orcid":"https://orcid.org/0000-0002-6104-3923"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California, San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Orailoglu","raw_affiliation_strings":["University of California, San Diego, USA"],"affiliations":[{"raw_affiliation_string":"University of California, San Diego, USA","institution_ids":["https://openalex.org/I36258959"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5059987567"],"corresponding_institution_ids":["https://openalex.org/I36258959"],"apc_list":null,"apc_paid":null,"fwci":0.8261,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.73966918,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":"22","issue":"5","first_page":"82","last_page":"92"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9954000115394592,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8334824442863464},{"id":"https://openalex.org/keywords/aliasing","display_name":"Aliasing","score":0.6530101895332336},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5846426486968994},{"id":"https://openalex.org/keywords/compaction","display_name":"Compaction","score":0.5505452752113342},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5404250621795654},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5302702188491821},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.47557440400123596},{"id":"https://openalex.org/keywords/parallelism","display_name":"Parallelism (grammar)","score":0.4574953019618988},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.42459768056869507},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3625880479812622},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11009591817855835}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8334824442863464},{"id":"https://openalex.org/C4069607","wikidata":"https://www.wikidata.org/wiki/Q868732","display_name":"Aliasing","level":3,"score":0.6530101895332336},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5846426486968994},{"id":"https://openalex.org/C196715460","wikidata":"https://www.wikidata.org/wiki/Q1414356","display_name":"Compaction","level":2,"score":0.5505452752113342},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5404250621795654},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5302702188491821},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.47557440400123596},{"id":"https://openalex.org/C2781172179","wikidata":"https://www.wikidata.org/wiki/Q853109","display_name":"Parallelism (grammar)","level":2,"score":0.4574953019618988},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.42459768056869507},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3625880479812622},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11009591817855835},{"id":"https://openalex.org/C136536468","wikidata":"https://www.wikidata.org/wiki/Q1225894","display_name":"Undersampling","level":2,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2002.1044302","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044302","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1967620093","https://openalex.org/W1986645364","https://openalex.org/W2099814124","https://openalex.org/W2110037191","https://openalex.org/W2124090762","https://openalex.org/W2126693329","https://openalex.org/W2149581564","https://openalex.org/W2155584038","https://openalex.org/W2159810398","https://openalex.org/W2166128540","https://openalex.org/W2503952136","https://openalex.org/W2587271961","https://openalex.org/W6678797189"],"related_works":["https://openalex.org/W3013719031","https://openalex.org/W3140187064","https://openalex.org/W2028550458","https://openalex.org/W2087846525","https://openalex.org/W2378755530","https://openalex.org/W585895904","https://openalex.org/W2004528270","https://openalex.org/W2485606874","https://openalex.org/W3043655019","https://openalex.org/W3013037440"],"abstract_inverted_index":{"Parallel":[0],"testing":[1],"of":[2,13,47,52],"cores":[3,48],"can":[4,23],"reduce":[5],"SOC":[6],"test":[7,27,46],"times,":[8],"but":[9],"the":[10,25,30,45,50],"finite":[11],"number":[12],"chip":[14,54],"I/Os":[15],"limits":[16],"such":[17],"parallelism.":[18],"Space":[19],"and":[20,36],"time":[21,37],"compaction":[22,38],"maximize":[24],"required":[26],"bandwidth":[28],"at":[29],"core":[31,64],"outputs.":[32],"Our":[33],"proposed":[34],"space":[35],"methodology":[39],"guarantees":[40],"a":[41],"single-bit":[42],"bandwidth,":[43],"enabling":[44],"through":[49],"allocation":[51],"fewer":[53],"pin-outs.":[55],"In":[56],"this":[57],"way,":[58],"our":[59],"scheme":[60],"maximizes":[61],"parallelism":[62],"among":[63],"tests.":[65]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}