{"id":"https://openalex.org/W2111927499","doi":"https://doi.org/10.1109/mm.2002.1044298","title":"An interconnect architecture for networking systems on chips","display_name":"An interconnect architecture for networking systems on chips","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W2111927499","doi":"https://doi.org/10.1109/mm.2002.1044298","mag":"2111927499"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2002.1044298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044298","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004658137","display_name":"Faraydon Karim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","FR"],"is_corresponding":true,"raw_author_name":"F. Karim","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics,   France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics,   France","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5089006585","display_name":"Anh Nguyen","orcid":"https://orcid.org/0000-0002-1449-211X"},"institutions":[{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]},{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"A. Nguyen","raw_affiliation_strings":["STMicroelectronics, France","STMicroelectronics,   France"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"STMicroelectronics,   France","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5025308099","display_name":"S. Dey","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"S. Dey","raw_affiliation_strings":["University of California, USA","University of California USA"],"affiliations":[{"raw_affiliation_string":"University of California, USA","institution_ids":[]},{"raw_affiliation_string":"University of California USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5004658137"],"corresponding_institution_ids":["https://openalex.org/I131827901","https://openalex.org/I4210104693"],"apc_list":null,"apc_paid":null,"fwci":8.0821,"has_fulltext":false,"cited_by_count":265,"citation_normalized_percentile":{"value":0.97842306,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":100},"biblio":{"volume":"22","issue":"5","first_page":"36","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8353046178817749},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6819617748260498},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6378464698791504},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6324747800827026},{"id":"https://openalex.org/keywords/network-processor","display_name":"Network processor","score":0.6193808913230896},{"id":"https://openalex.org/keywords/flexibility","display_name":"Flexibility (engineering)","score":0.609759509563446},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5908368229866028},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5342280864715576},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.48355862498283386},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4709029197692871},{"id":"https://openalex.org/keywords/the-internet","display_name":"The Internet","score":0.43953096866607666},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4223208427429199},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2580227851867676}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8353046178817749},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6819617748260498},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6378464698791504},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6324747800827026},{"id":"https://openalex.org/C74366991","wikidata":"https://www.wikidata.org/wiki/Q2755335","display_name":"Network processor","level":3,"score":0.6193808913230896},{"id":"https://openalex.org/C2780598303","wikidata":"https://www.wikidata.org/wiki/Q65921492","display_name":"Flexibility (engineering)","level":2,"score":0.609759509563446},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5908368229866028},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5342280864715576},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.48355862498283386},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4709029197692871},{"id":"https://openalex.org/C110875604","wikidata":"https://www.wikidata.org/wiki/Q75","display_name":"The Internet","level":2,"score":0.43953096866607666},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4223208427429199},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2580227851867676},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2002.1044298","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044298","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.4699999988079071}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W108513215","https://openalex.org/W1995546379","https://openalex.org/W2053415041","https://openalex.org/W2077688755","https://openalex.org/W2100519472","https://openalex.org/W2108482574","https://openalex.org/W2123371766","https://openalex.org/W2137185684","https://openalex.org/W2141067362","https://openalex.org/W2147291108","https://openalex.org/W2152530860","https://openalex.org/W2152530926","https://openalex.org/W2163498322","https://openalex.org/W4205555264","https://openalex.org/W4244100534","https://openalex.org/W4248688512","https://openalex.org/W4249224491","https://openalex.org/W4252846586"],"related_works":["https://openalex.org/W4863605","https://openalex.org/W2388672758","https://openalex.org/W2502691491","https://openalex.org/W2135981148","https://openalex.org/W2065289416","https://openalex.org/W1974983535","https://openalex.org/W2144357574","https://openalex.org/W2754086592","https://openalex.org/W4285287318","https://openalex.org/W1978899622"],"abstract_inverted_index":{"Network":[0],"processor":[1,30],"systems":[2],"on":[3],"chips":[4],"meet":[5],"the":[6],"speed":[7],"and":[8,24],"flexibility":[9],"requirements":[10],"of":[11],"next-generation":[12],"internet":[13],"routers.":[14],"The":[15],"octagon":[16],"on-chip":[17],"communication":[18],"architecture,":[19],"with":[20],"its":[21],"cost,":[22],"performance,":[23],"scalability":[25],"advantages,":[26],"supports":[27],"these":[28],"network":[29],"SOCs.":[31]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":8},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":7},{"year":2015,"cited_by_count":7},{"year":2014,"cited_by_count":7},{"year":2013,"cited_by_count":17},{"year":2012,"cited_by_count":18}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}