{"id":"https://openalex.org/W1999823427","doi":"https://doi.org/10.1109/mm.2002.1044297","title":"Coping with latency in SOC design","display_name":"Coping with latency in SOC design","publication_year":2002,"publication_date":"2002-09-01","ids":{"openalex":"https://openalex.org/W1999823427","doi":"https://doi.org/10.1109/mm.2002.1044297","mag":"1999823427"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2002.1044297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044297","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5009992367","display_name":"Luca P. Carloni","orcid":"https://orcid.org/0000-0001-5600-8931"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"L.P. Carloni","raw_affiliation_strings":["University of California, Berkeley, USA","California Univ., Berkeley, CA USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"California Univ., Berkeley, CA USA","institution_ids":["https://openalex.org/I95457486"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5088660554","display_name":"Alberto Sangiovanni\u2010Vincentelli","orcid":"https://orcid.org/0000-0003-1298-8389"},"institutions":[{"id":"https://openalex.org/I95457486","display_name":"University of California, Berkeley","ror":"https://ror.org/01an7q238","country_code":"US","type":"education","lineage":["https://openalex.org/I95457486"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A.L. Sangiovanni-Vincentelli","raw_affiliation_strings":["University of California, Berkeley, USA","California Univ., Berkeley, CA USA"],"affiliations":[{"raw_affiliation_string":"University of California, Berkeley, USA","institution_ids":["https://openalex.org/I95457486"]},{"raw_affiliation_string":"California Univ., Berkeley, CA USA","institution_ids":["https://openalex.org/I95457486"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5009992367"],"corresponding_institution_ids":["https://openalex.org/I95457486"],"apc_list":null,"apc_paid":null,"fwci":5.0809,"has_fulltext":false,"cited_by_count":140,"citation_normalized_percentile":{"value":0.96036431,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"22","issue":"5","first_page":"24","last_page":"35"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7889314889907837},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.711562991142273},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5986169576644897},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5191078186035156},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5165221095085144},{"id":"https://openalex.org/keywords/coping","display_name":"Coping (psychology)","score":0.4934035837650299},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.48263368010520935},{"id":"https://openalex.org/keywords/design-methods","display_name":"Design methods","score":0.4588525891304016},{"id":"https://openalex.org/keywords/engineering-design-process","display_name":"Engineering design process","score":0.4288191497325897},{"id":"https://openalex.org/keywords/design-technology","display_name":"Design technology","score":0.4179030656814575},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.32948988676071167},{"id":"https://openalex.org/keywords/systems-engineering","display_name":"Systems engineering","score":0.17470133304595947},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13503670692443848},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.0866202712059021}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7889314889907837},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.711562991142273},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5986169576644897},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5191078186035156},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5165221095085144},{"id":"https://openalex.org/C73282008","wikidata":"https://www.wikidata.org/wiki/Q1759895","display_name":"Coping (psychology)","level":2,"score":0.4934035837650299},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.48263368010520935},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.4588525891304016},{"id":"https://openalex.org/C34972735","wikidata":"https://www.wikidata.org/wiki/Q2920267","display_name":"Engineering design process","level":2,"score":0.4288191497325897},{"id":"https://openalex.org/C179737136","wikidata":"https://www.wikidata.org/wiki/Q5264382","display_name":"Design technology","level":2,"score":0.4179030656814575},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.32948988676071167},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.17470133304595947},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13503670692443848},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0866202712059021},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C118552586","wikidata":"https://www.wikidata.org/wiki/Q7867","display_name":"Psychiatry","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mm.2002.1044297","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1044297","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1981303856","https://openalex.org/W2067086919","https://openalex.org/W2083868341","https://openalex.org/W2099552965","https://openalex.org/W2100720925","https://openalex.org/W2102081731","https://openalex.org/W2120062652","https://openalex.org/W2120149280","https://openalex.org/W2122060420","https://openalex.org/W2122442616","https://openalex.org/W2126148590","https://openalex.org/W2132148829","https://openalex.org/W2141242940","https://openalex.org/W2151415616","https://openalex.org/W2152484003","https://openalex.org/W2158561130","https://openalex.org/W2160566592","https://openalex.org/W2171825402","https://openalex.org/W4231905827","https://openalex.org/W4232446824","https://openalex.org/W4236258190","https://openalex.org/W4240110784","https://openalex.org/W4242861182","https://openalex.org/W4245298162","https://openalex.org/W4245348408","https://openalex.org/W6817363484"],"related_works":["https://openalex.org/W3142548232","https://openalex.org/W2162273398","https://openalex.org/W2390081926","https://openalex.org/W1975900776","https://openalex.org/W3155428698","https://openalex.org/W2023619354","https://openalex.org/W2130842601","https://openalex.org/W1978056424","https://openalex.org/W2669791463","https://openalex.org/W1990535547"],"abstract_inverted_index":{"Latency-insensitive":[0],"design":[1,43],"is":[2],"the":[3,24,36,42],"foundation":[4],"of":[5,26,38],"a":[6],"correct-by-construction":[7],"methodology":[8],"for":[9,29],"SOC":[10],"design.":[11],"This":[12],"approach":[13],"can":[14],"handle":[15],"latency's":[16],"increasing":[17],"impact":[18],"on":[19,33],"deep-submicron":[20],"technologies":[21],"and":[22],"facilitate":[23],"reuse":[25],"intellectual-property":[27],"cores":[28],"building":[30],"complex":[31],"systems":[32],"chips,":[34],"reducing":[35],"number":[37],"costly":[39],"iterations":[40],"in":[41],"process.":[44]},"counts_by_year":[{"year":2018,"cited_by_count":6},{"year":2016,"cited_by_count":5},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":7}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}