{"id":"https://openalex.org/W2020358881","doi":"https://doi.org/10.1109/mm.2002.1013304","title":"Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture","display_name":"Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W2020358881","doi":"https://doi.org/10.1109/mm.2002.1013304","mag":"2020358881"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2002.1013304","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1013304","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048693034","display_name":"Marek Perkowski","orcid":"https://orcid.org/0000-0002-0358-1176"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Perkowski","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Portland State University","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Portland State University","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053598956","display_name":"D. Foote","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Foote","raw_affiliation_strings":["Portland State University","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082158489","display_name":"Qihong Chen","orcid":"https://orcid.org/0000-0002-4465-7464"},"institutions":[{"id":"https://openalex.org/I1342911587","display_name":"Oracle (United States)","ror":"https://ror.org/006c77m33","country_code":"US","type":"company","lineage":["https://openalex.org/I1342911587"]},{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qihong Chen","raw_affiliation_strings":["Portland Development Center of Oracle Corporation","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland Development Center of Oracle Corporation","institution_ids":["https://openalex.org/I1342911587"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055373166","display_name":"Anas N. Al\u2010Rabadi","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Al-Rabadi","raw_affiliation_strings":["Portland State University","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Jozwiak","raw_affiliation_strings":["Faculty of Electrical Engineering, Eindhovan University of Technology, Netherlands","[Faculty of Electrical Engineering, Eindhovan University of Technology, Netherlands]"],"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering, Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"[Faculty of Electrical Engineering, Eindhovan University of Technology, Netherlands]","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048693034"],"corresponding_institution_ids":["https://openalex.org/I126345244"],"apc_list":null,"apc_paid":null,"fwci":0.6997,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6818931,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"22","issue":"3","first_page":"52","last_page":"61"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.9916999936103821,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9890999794006348,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9883000254631042,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.828838586807251},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6084061861038208},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5978825688362122},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5811640620231628},{"id":"https://openalex.org/keywords/cube","display_name":"Cube (algebra)","score":0.5277175307273865},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.49178174138069153},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.4846366047859192},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43723607063293457},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.4287046790122986},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.420675128698349},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.41580504179000854},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4000309109687805},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3965742588043213},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3883683681488037},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.35862433910369873},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3371153175830841},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20841988921165466},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.16850242018699646},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10569116473197937}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.828838586807251},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6084061861038208},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5978825688362122},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5811640620231628},{"id":"https://openalex.org/C53051483","wikidata":"https://www.wikidata.org/wiki/Q861555","display_name":"Cube (algebra)","level":2,"score":0.5277175307273865},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.49178174138069153},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.4846366047859192},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43723607063293457},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.4287046790122986},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.420675128698349},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.41580504179000854},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4000309109687805},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3965742588043213},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3883683681488037},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.35862433910369873},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3371153175830841},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20841988921165466},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.16850242018699646},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10569116473197937},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/mm.2002.1013304","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1013304","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/ecaea9e2-9795-477e-9868-122ab6aa719c","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/ecaea9e2-9795-477e-9868-122ab6aa719c","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Perkowski, M A, Foote, D, Chen, Q, Al-Rabadi, A & Jozwiak, L 2002, 'Learning hardware using multiple-valued logic - Part 2: Cube calculus and architecture', IEEE Micro, vol. 22, no. 3, pp. 52-61. https://doi.org/10.1109/MM.2002.1013304","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:618371","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=618371","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0272-1732","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:618371","is_oa":false,"landing_page_url":"http://repository.tue.nl/618371","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0272-1732","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/ecaea9e2-9795-477e-9868-122ab6aa719c","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/ecaea9e2-9795-477e-9868-122ab6aa719c","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro, 22(3), 52 - 61. IEEE Computer Society","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2102956241","https://openalex.org/W2150405043","https://openalex.org/W3025860894","https://openalex.org/W6778189213"],"related_works":["https://openalex.org/W1494292626","https://openalex.org/W3217430545","https://openalex.org/W2088006178","https://openalex.org/W2083793411","https://openalex.org/W573124066","https://openalex.org/W2462231960","https://openalex.org/W90920108","https://openalex.org/W2596493166","https://openalex.org/W2158236112","https://openalex.org/W2359463936"],"abstract_inverted_index":{"For":[0],"Part":[1],"1":[2],"see":[3],"ibid.":[4],"vol.22,":[5],"no.3":[6],"(2002).":[7],"A":[8],"massively":[9],"parallel":[10],"reconfigurable":[11],"processor":[12],"speeds":[13],"up":[14],"the":[15,20,31,34],"logic":[16,35],"operators":[17],"performed":[18],"in":[19,38],"learning":[21],"hardware.":[22],"The":[23],"approach":[24,37],"uses":[25],"combinatorial":[26],"synthesis":[27,36],"methods":[28],"developed":[29],"within":[30],"framework":[32],"of":[33],"digital-circuit-design":[39],"automation.":[40]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}