{"id":"https://openalex.org/W1966549563","doi":"https://doi.org/10.1109/mm.2002.1013303","title":"Learning hardware using multiple-valued logic - Part 1: introduction and approach","display_name":"Learning hardware using multiple-valued logic - Part 1: introduction and approach","publication_year":2002,"publication_date":"2002-05-01","ids":{"openalex":"https://openalex.org/W1966549563","doi":"https://doi.org/10.1109/mm.2002.1013303","mag":"1966549563"},"language":"en","primary_location":{"id":"doi:10.1109/mm.2002.1013303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1013303","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5048693034","display_name":"Marek Perkowski","orcid":"https://orcid.org/0000-0002-0358-1176"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"M. Perkowski","raw_affiliation_strings":["Portland State University, USA","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053598956","display_name":"D. Foote","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Foote","raw_affiliation_strings":["Portland State University, USA","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082158489","display_name":"Qihong Chen","orcid":"https://orcid.org/0000-0002-4465-7464"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qihong Chen","raw_affiliation_strings":["Portland State University, USA","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055373166","display_name":"Anas N. Al\u2010Rabadi","orcid":null},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Al-Rabadi","raw_affiliation_strings":["Portland State University, USA","Portland State University, OR, USA"],"affiliations":[{"raw_affiliation_string":"Portland State University, USA","institution_ids":["https://openalex.org/I126345244"]},{"raw_affiliation_string":"Portland State University, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109220541","display_name":"L. J\u00f3\u017awiak","orcid":null},"institutions":[{"id":"https://openalex.org/I83019370","display_name":"Eindhoven University of Technology","ror":"https://ror.org/02c2kyt77","country_code":"NL","type":"education","lineage":["https://openalex.org/I83019370"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"L. Jozwiak","raw_affiliation_strings":["Eindhovan University of Technology, Netherlands","[Eindhovan University of Technology, Netherlands]"],"affiliations":[{"raw_affiliation_string":"Eindhovan University of Technology, Netherlands","institution_ids":["https://openalex.org/I83019370"]},{"raw_affiliation_string":"[Eindhovan University of Technology, Netherlands]","institution_ids":["https://openalex.org/I83019370"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5048693034"],"corresponding_institution_ids":["https://openalex.org/I126345244"],"apc_list":null,"apc_paid":null,"fwci":1.7046,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.8566769,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"22","issue":"3","first_page":"41","last_page":"51"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12002","display_name":"Computability, Logic, AI Algorithms","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10100","display_name":"Metaheuristic Optimization Algorithms Research","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8368645906448364},{"id":"https://openalex.org/keywords/massively-parallel","display_name":"Massively parallel","score":0.6494023203849792},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6435929536819458},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.6075913310050964},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5802607536315918},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.501823902130127},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.4908038079738617},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44878625869750977},{"id":"https://openalex.org/keywords/generalization","display_name":"Generalization","score":0.4427727460861206},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.43842801451683044},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.43045899271965027},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41725966334342957},{"id":"https://openalex.org/keywords/evolvable-hardware","display_name":"Evolvable hardware","score":0.41517138481140137},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3725999593734741},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.342065691947937},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.28661850094795227},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.17875096201896667},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.08862927556037903}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8368645906448364},{"id":"https://openalex.org/C190475519","wikidata":"https://www.wikidata.org/wiki/Q544384","display_name":"Massively parallel","level":2,"score":0.6494023203849792},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6435929536819458},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.6075913310050964},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5802607536315918},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.501823902130127},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.4908038079738617},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44878625869750977},{"id":"https://openalex.org/C177148314","wikidata":"https://www.wikidata.org/wiki/Q170084","display_name":"Generalization","level":2,"score":0.4427727460861206},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.43842801451683044},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.43045899271965027},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41725966334342957},{"id":"https://openalex.org/C2776243922","wikidata":"https://www.wikidata.org/wiki/Q5418727","display_name":"Evolvable hardware","level":3,"score":0.41517138481140137},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3725999593734741},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.342065691947937},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.28661850094795227},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.17875096201896667},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.08862927556037903},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/mm.2002.1013303","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mm.2002.1013303","pdf_url":null,"source":{"id":"https://openalex.org/S59697426","display_name":"IEEE Micro","issn_l":"0272-1732","issn":["0272-1732","1937-4143"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Micro","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/a48dac6d-70d2-4f15-ae13-31caffac217b","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/a48dac6d-70d2-4f15-ae13-31caffac217b","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Perkowski, M A, Foote, D, Chen, Q, Al-Rabadi, A & Jozwiak, L 2002, 'Learning hardware using multiple-valued logic - Part 1: Introduction and approach', IEEE Micro, vol. 22, no. 3, pp. 41-51. https://doi.org/10.1109/MM.2002.1013303","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:library.tue.nl:618372","is_oa":false,"landing_page_url":"http://repository.tue.nl/618372","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:0272-1732","raw_type":"Article / Letter to the editor"},{"id":"pmh:tue:oai:pure.tue.nl:publications/a48dac6d-70d2-4f15-ae13-31caffac217b","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/a48dac6d-70d2-4f15-ae13-31caffac217b","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Micro : Chips, Systems, Software and Applications, 22(3), 41 - 51. IEEE Computer Society","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":65,"referenced_works":["https://openalex.org/W151762287","https://openalex.org/W170723506","https://openalex.org/W178373179","https://openalex.org/W887993016","https://openalex.org/W1488176395","https://openalex.org/W1494035541","https://openalex.org/W1499630327","https://openalex.org/W1529063270","https://openalex.org/W1531110464","https://openalex.org/W1541981281","https://openalex.org/W1554957850","https://openalex.org/W1557923305","https://openalex.org/W1602082415","https://openalex.org/W1603838866","https://openalex.org/W1825270605","https://openalex.org/W1825817069","https://openalex.org/W1915565510","https://openalex.org/W1928200263","https://openalex.org/W1951990828","https://openalex.org/W1996186143","https://openalex.org/W2012270896","https://openalex.org/W2034570505","https://openalex.org/W2044708840","https://openalex.org/W2053937765","https://openalex.org/W2065915570","https://openalex.org/W2097856935","https://openalex.org/W2098878195","https://openalex.org/W2100073865","https://openalex.org/W2102956241","https://openalex.org/W2105972436","https://openalex.org/W2116181020","https://openalex.org/W2129183345","https://openalex.org/W2135247707","https://openalex.org/W2135483243","https://openalex.org/W2140727935","https://openalex.org/W2143898612","https://openalex.org/W2148324414","https://openalex.org/W2154721626","https://openalex.org/W2156753779","https://openalex.org/W2165467455","https://openalex.org/W2166113350","https://openalex.org/W2185907055","https://openalex.org/W2323419649","https://openalex.org/W2331644287","https://openalex.org/W2482327063","https://openalex.org/W2808121865","https://openalex.org/W2922594164","https://openalex.org/W3025860894","https://openalex.org/W4232953319","https://openalex.org/W4237562507","https://openalex.org/W4237666325","https://openalex.org/W4253065949","https://openalex.org/W4253070179","https://openalex.org/W6606122699","https://openalex.org/W6606947865","https://openalex.org/W6607160993","https://openalex.org/W6631743515","https://openalex.org/W6633220742","https://openalex.org/W6658913255","https://openalex.org/W6677482902","https://openalex.org/W6679031154","https://openalex.org/W6778189213","https://openalex.org/W6959998255","https://openalex.org/W6989345910","https://openalex.org/W7009635289"],"related_works":["https://openalex.org/W2197466303","https://openalex.org/W2160858282","https://openalex.org/W2367310356","https://openalex.org/W2121232025","https://openalex.org/W4252624641","https://openalex.org/W2462231960","https://openalex.org/W2596493166","https://openalex.org/W2765967418","https://openalex.org/W2136570321","https://openalex.org/W2098869417"],"abstract_inverted_index":{"The":[0,25],"authors":[1],"propose":[2],"a":[3,7],"learning-hardware":[4],"approach":[5,26],"as":[6],"generalization":[8],"of":[9,35],"evolvable":[10],"hardware.":[11,24],"A":[12],"massively":[13],"parallel,":[14],"reconfigurable":[15],"processor":[16],"speeds":[17],"up":[18],"logic":[19,37],"operators":[20],"performed":[21],"in":[22,39],"learning":[23],"uses":[27],"combinatorial":[28],"synthesis":[29,38],"methods":[30],"developed":[31],"within":[32],"the":[33,36],"framework":[34],"digital-circuit-design":[40],"automation.":[41]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}