{"id":"https://openalex.org/W4415003352","doi":"https://doi.org/10.1109/mlcad65511.2025.11189231","title":"HR<sup>2</sup>: A PVT Aware Hierarchical RL Based Sizing Framework for Robust Analog Circuit Design","display_name":"HR<sup>2</sup>: A PVT Aware Hierarchical RL Based Sizing Framework for Robust Analog Circuit Design","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4415003352","doi":"https://doi.org/10.1109/mlcad65511.2025.11189231"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad65511.2025.11189231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5026231430","display_name":"Jaeheon Jung","orcid":"https://orcid.org/0009-0003-9918-3192"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaeheon Jung","raw_affiliation_strings":["Korea University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Korea University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5012269353","display_name":"Dongwoo Lew","orcid":"https://orcid.org/0000-0001-8631-6804"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Dongwoo Lew","raw_affiliation_strings":["Korea University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Korea University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076231801","display_name":"Jangseok Yu","orcid":"https://orcid.org/0009-0003-9719-5456"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jangseok Yu","raw_affiliation_strings":["Korea University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Korea University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101839915","display_name":"Jongsun Park","orcid":"https://orcid.org/0000-0002-4690-1854"},"institutions":[{"id":"https://openalex.org/I197347611","display_name":"Korea University","ror":"https://ror.org/047dqcg40","country_code":"KR","type":"education","lineage":["https://openalex.org/I197347611"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongsun Park","raw_affiliation_strings":["Korea University,Seoul,Republic of Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Korea University,Seoul,Republic of Korea","institution_ids":["https://openalex.org/I197347611"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I197347611"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34031778,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7156999707221985},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.7085000276565552},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5069000124931335},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4163999855518341},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4050000011920929},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.40059998631477356},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3874000012874603},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.38199999928474426}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7156999707221985},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.7085000276565552},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6431000232696533},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5069000124931335},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4189000129699707},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4163999855518341},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4050000011920929},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.40059998631477356},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3874000012874603},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.38199999928474426},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3752000033855438},{"id":"https://openalex.org/C19499675","wikidata":"https://www.wikidata.org/wiki/Q232207","display_name":"Monte Carlo method","level":2,"score":0.3630000054836273},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.32989999651908875},{"id":"https://openalex.org/C138852830","wikidata":"https://www.wikidata.org/wiki/Q2292993","display_name":"Design methods","level":2,"score":0.32499998807907104},{"id":"https://openalex.org/C206565188","wikidata":"https://www.wikidata.org/wiki/Q836482","display_name":"Sample and hold","level":3,"score":0.3149999976158142},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.30390000343322754},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.2904999852180481},{"id":"https://openalex.org/C97541855","wikidata":"https://www.wikidata.org/wiki/Q830687","display_name":"Reinforcement learning","level":2,"score":0.2824999988079071},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.26989999413490295},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.2685999870300293},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26089999079704285},{"id":"https://openalex.org/C186394612","wikidata":"https://www.wikidata.org/wiki/Q7098942","display_name":"Optimal design","level":2,"score":0.2565999925136566}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mlcad65511.2025.11189231","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189231","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W119001459","https://openalex.org/W1806144281","https://openalex.org/W1911540303","https://openalex.org/W2121517924","https://openalex.org/W2140823559","https://openalex.org/W2566193534","https://openalex.org/W2798600128","https://openalex.org/W2886157646","https://openalex.org/W2955838247","https://openalex.org/W2973229164","https://openalex.org/W2997030307","https://openalex.org/W3035803417","https://openalex.org/W3036532492","https://openalex.org/W3092618035","https://openalex.org/W3168892396","https://openalex.org/W3185898267","https://openalex.org/W3203408580","https://openalex.org/W3213635425","https://openalex.org/W3214148892","https://openalex.org/W4249441547","https://openalex.org/W4297822266","https://openalex.org/W4306786778","https://openalex.org/W4403677072","https://openalex.org/W4404134159","https://openalex.org/W4414198221"],"related_works":[],"abstract_inverted_index":{"As":[0],"CMOS":[1],"technology":[2],"continues":[3],"to":[4,80,87,104,122,132,152],"scale,":[5],"designing":[6,19],"integrated":[7],"circuits":[8,21],"that":[9,56,112],"meet":[10],"performance":[11],"requirements":[12],"is":[13],"becoming":[14],"extremely":[15],"challenging.":[16],"In":[17],"particular,":[18],"analog":[20,59],"robust":[22,58],"against":[23],"process,":[24],"voltage,":[25],"and":[26,34,72,86,116],"temperature":[27],"(PVT)":[28],"variations":[29,115],"demands":[30],"extensive":[31],"manual":[32],"iterations":[33],"SPICE":[35],"simulations":[36],"by":[37],"experienced":[38],"engineers.":[39],"To":[40],"address":[41],"this":[42],"challenge,":[43],"we":[44],"propose":[45],"HR2,":[46],"a":[47,74,95],"hierarchical":[48],"reinforcement":[49],"learning":[50],"(HRL)":[51],"based":[52,155],"circuit":[53,66],"design":[54,60,117],"framework":[55],"targets":[57],"across":[61],"all":[62],"PVT":[63,106],"corners.":[64],"HR2divides":[65],"sizing":[67],"problems":[68],"into":[69],"several":[70],"sub-problems":[71,85],"utilizes":[73],"multi-agent":[75],"HRL":[76],"structure,":[77],"allowing":[78],"agents":[79],"specialize":[81],"in":[82,135,140],"their":[83],"respective":[84],"become":[88],"aware":[89],"of":[90,126],"variations.":[91],"We":[92],"also":[93,120],"introduce":[94],"lightweight":[96],"variation":[97],"modeling":[98],"technique":[99],"within":[100],"the":[101,124,127],"RL":[102,154],"environment":[103],"embed":[105],"considerations":[107],"efficiently.":[108],"The":[109],"reward":[110],"functions":[111],"consider":[113],"worst-case":[114],"margins":[118],"are":[119],"developed":[121],"enhance":[123],"robustness":[125],"resulting":[128],"designs.":[129],"HR2achieves":[130],"up":[131],"76%":[133],"reduction":[134],"sample":[136],"count,":[137],"74%":[138],"decrease":[139],"runtime,":[141],"while":[142],"showing":[143],"55\u00d7":[144],"lower":[145],"Monte":[146],"Carlo":[147],"simulation":[148],"fail":[149],"ratio":[150],"compared":[151],"previous":[153],"approaches.":[156]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}