{"id":"https://openalex.org/W4415004336","doi":"https://doi.org/10.1109/mlcad65511.2025.11189178","title":"LASSO: LLM-Aided Security Property Generation for Assertion-based SoC Verification","display_name":"LASSO: LLM-Aided Security Property Generation for Assertion-based SoC Verification","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4415004336","doi":"https://doi.org/10.1109/mlcad65511.2025.11189178"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad65511.2025.11189178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5118176078","display_name":"Dinesh Reddy Ankireddy","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dinesh Reddy Ankireddy","raw_affiliation_strings":["University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092645197","display_name":"Sudipta Paria","orcid":"https://orcid.org/0009-0002-7726-8032"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudipta Paria","raw_affiliation_strings":["University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102816328","display_name":"Aritra Dasgupta","orcid":"https://orcid.org/0000-0002-0786-9185"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Aritra Dasgupta","raw_affiliation_strings":["University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068991400","display_name":"Sandip Ray","orcid":"https://orcid.org/0000-0002-8671-5052"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sandip Ray","raw_affiliation_strings":["University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039442844","display_name":"Swarup Bhunia","orcid":"https://orcid.org/0000-0001-6082-6961"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Swarup Bhunia","raw_affiliation_strings":["University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Florida,Department of Electrical and Computer Engineering,Gainesville,FL,USA,32611","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":6.0602,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.96899841,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9965000152587891,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11424","display_name":"Security and Verification in Computing","score":0.9714000225067139,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/documentation","display_name":"Documentation","score":0.5404000282287598},{"id":"https://openalex.org/keywords/property","display_name":"Property (philosophy)","score":0.5349000096321106},{"id":"https://openalex.org/keywords/code","display_name":"Code (set theory)","score":0.4925999939441681},{"id":"https://openalex.org/keywords/formal-verification","display_name":"Formal verification","score":0.46939998865127563},{"id":"https://openalex.org/keywords/code-generation","display_name":"Code generation","score":0.37290000915527344},{"id":"https://openalex.org/keywords/software-security-assurance","display_name":"Software security assurance","score":0.37209999561309814},{"id":"https://openalex.org/keywords/intellectual-property","display_name":"Intellectual property","score":0.3206999897956848},{"id":"https://openalex.org/keywords/functional-verification","display_name":"Functional verification","score":0.3181999921798706}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7419000267982483},{"id":"https://openalex.org/C56666940","wikidata":"https://www.wikidata.org/wiki/Q788790","display_name":"Documentation","level":2,"score":0.5404000282287598},{"id":"https://openalex.org/C189950617","wikidata":"https://www.wikidata.org/wiki/Q937228","display_name":"Property (philosophy)","level":2,"score":0.5349000096321106},{"id":"https://openalex.org/C2776760102","wikidata":"https://www.wikidata.org/wiki/Q5139990","display_name":"Code (set theory)","level":3,"score":0.4925999939441681},{"id":"https://openalex.org/C111498074","wikidata":"https://www.wikidata.org/wiki/Q173326","display_name":"Formal verification","level":2,"score":0.46939998865127563},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.46219998598098755},{"id":"https://openalex.org/C133162039","wikidata":"https://www.wikidata.org/wiki/Q1061077","display_name":"Code generation","level":3,"score":0.37290000915527344},{"id":"https://openalex.org/C62913178","wikidata":"https://www.wikidata.org/wiki/Q7554361","display_name":"Software security assurance","level":4,"score":0.37209999561309814},{"id":"https://openalex.org/C34974158","wikidata":"https://www.wikidata.org/wiki/Q131257","display_name":"Intellectual property","level":2,"score":0.3206999897956848},{"id":"https://openalex.org/C62460635","wikidata":"https://www.wikidata.org/wiki/Q5508853","display_name":"Functional verification","level":3,"score":0.3181999921798706},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3165000081062317},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.31150001287460327},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.29809999465942383},{"id":"https://openalex.org/C2780801425","wikidata":"https://www.wikidata.org/wiki/Q5164392","display_name":"Construct (python library)","level":2,"score":0.2890999913215637},{"id":"https://openalex.org/C121822524","wikidata":"https://www.wikidata.org/wiki/Q5157582","display_name":"Computer security model","level":2,"score":0.2827000021934509},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.25949999690055847},{"id":"https://openalex.org/C187303228","wikidata":"https://www.wikidata.org/wiki/Q867330","display_name":"Cyclomatic complexity","level":3,"score":0.2567000091075897},{"id":"https://openalex.org/C195672273","wikidata":"https://www.wikidata.org/wiki/Q6888132","display_name":"Model-based design","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.2565000057220459},{"id":"https://openalex.org/C33054407","wikidata":"https://www.wikidata.org/wiki/Q6504747","display_name":"Software verification","level":5,"score":0.251800000667572},{"id":"https://openalex.org/C43126263","wikidata":"https://www.wikidata.org/wiki/Q128751","display_name":"Source code","level":2,"score":0.251800000667572},{"id":"https://openalex.org/C184337299","wikidata":"https://www.wikidata.org/wiki/Q1437428","display_name":"Semantics (computer science)","level":2,"score":0.250900000333786}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mlcad65511.2025.11189178","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189178","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1483744477","https://openalex.org/W1589840570","https://openalex.org/W4210725750","https://openalex.org/W4385187421","https://openalex.org/W4392405447","https://openalex.org/W4399381536","https://openalex.org/W4399487907","https://openalex.org/W4400578969","https://openalex.org/W4401567960","https://openalex.org/W4402125165","https://openalex.org/W4403023462","https://openalex.org/W4404102090","https://openalex.org/W4405056111","https://openalex.org/W4410583605","https://openalex.org/W4411173257"],"related_works":[],"abstract_inverted_index":{"Ensuring":[0],"the":[1,19,29,196],"security":[2,38,115,181],"of":[3,62,156,172,180],"modern":[4],"System-on-Chip":[5],"(SoC)":[6],"designs":[7],"poses":[8],"significant":[9,47],"challenges":[10],"due":[11],"to":[12,31,50,112,138,151],"increasing":[13],"complexity":[14],"and":[15,33,58,78,88,95,108,117,124,143,183],"distributed":[16],"assets":[17],"across":[18,71],"intellectual":[20],"property":[21,25],"(IP)":[22],"blocks.":[23],"Formal":[24],"verification":[26,79,176],"(FPV)":[27],"provides":[28],"capability":[30],"model":[32,41],"validate":[34],"design":[35,122],"behaviors":[36],"through":[37,147,160,177],"properties":[39,116,182],"with":[40,169],"checkers;":[42],"however,":[43],"current":[44],"practices":[45],"require":[46],"manual":[48],"efforts":[49],"create":[51],"such":[52],"properties,":[53],"making":[54],"them":[55],"time-consuming,":[56],"costly,":[57],"error-prone.":[59],"The":[60,154],"emergence":[61],"Large":[63],"Language":[64],"Models":[65],"(LLMs)":[66],"has":[67],"showcased":[68],"remarkable":[69],"proficiency":[70],"diverse":[72],"domains,":[73],"including":[74],"HDL":[75],"code":[76],"generation":[77,110,179],"tasks.":[80],"Current":[81],"LLM-based":[82],"techniques":[83],"often":[84],"produce":[85,113],"vacuous":[86],"assertions":[87],"lack":[89],"efficient":[90,178],"prompt":[91],"generation,":[92],"comprehensive":[93,175],"verification,":[94],"bug":[96,188],"detection.":[97],"This":[98],"paper":[99],"presents":[100],"LASSO,":[101],"a":[102,148],"novel":[103],"framework":[104],"that":[105],"leverages":[106],"LLMs":[107],"retrieval-augmented":[109],"(RAG)":[111],"non-vacuous":[114],"SystemVerilog":[118],"Assertions":[119],"(SVA)":[120],"from":[121,200],"specifications":[123],"related":[125],"documentation":[126],"for":[127,136],"bus-based":[128],"SoC":[129,163,199],"designs.":[130],"LASSO":[131,157,185],"integrates":[132],"commercial":[133],"EDA":[134],"tool":[135],"FPV":[137],"generate":[139],"standard":[140],"coverage":[141,167],"metrics":[142],"iteratively":[144],"refines":[145],"prompts":[146],"feedback":[149],"loop":[150],"enhance":[152],"coverage.":[153],"effectiveness":[155],"is":[158],"validated":[159],"various":[161],"open-source":[162],"designs,":[164],"demonstrating":[165],"high":[166],"values":[168],"an":[170],"average":[171],"~88%":[173],"denoting":[174],"SVAs.":[184],"also":[186],"demonstrates":[187],"detection":[189],"capabilities,":[190],"identifying":[191],"five":[192],"unique":[193],"bugs":[194],"in":[195],"buggy":[197],"OpenTitan":[198],"Hack@DAC\u201924":[201],"competition.":[202]},"counts_by_year":[{"year":2026,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}
