{"id":"https://openalex.org/W4415003584","doi":"https://doi.org/10.1109/mlcad65511.2025.11189156","title":"ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis","display_name":"ArchXBench: A Complex Digital Systems Benchmark Suite for LLM Driven RTL Synthesis","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4415003584","doi":"https://doi.org/10.1109/mlcad65511.2025.11189156"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad65511.2025.11189156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008869877","display_name":"Suresh Purini","orcid":"https://orcid.org/0000-0001-5094-995X"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Suresh Purini","raw_affiliation_strings":["International Institute of Information Technology,Computer Systems Group,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Computer Systems Group,Hyderabad,India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064222284","display_name":"Siddhant Garg","orcid":"https://orcid.org/0009-0004-0219-511X"},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Siddhant Garg","raw_affiliation_strings":["International Institute of Information Technology,Computer Systems Group,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Computer Systems Group,Hyderabad,India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Mudit Gaur","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mudit Gaur","raw_affiliation_strings":["International Institute of Information Technology,Computer Systems Group,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Computer Systems Group,Hyderabad,India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sankalp Bhat","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sankalp Bhat","raw_affiliation_strings":["International Institute of Information Technology,Computer Systems Group,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Computer Systems Group,Hyderabad,India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119925043","display_name":"Sohan Mupparapu","orcid":null},"institutions":[{"id":"https://openalex.org/I64189192","display_name":"International Institute of Information Technology, Hyderabad","ror":"https://ror.org/05f11g639","country_code":"IN","type":"education","lineage":["https://openalex.org/I64189192"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sohan Mupparapu","raw_affiliation_strings":["International Institute of Information Technology,Computer Systems Group,Hyderabad,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology,Computer Systems Group,Hyderabad,India","institution_ids":["https://openalex.org/I64189192"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044561738","display_name":"Arun Ravindran","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arun Ravindran","raw_affiliation_strings":["The University of North Carolina,Department of Electrical and Computer Engineering,Charlotte,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The University of North Carolina,Department of Electrical and Computer Engineering,Charlotte,USA","institution_ids":["https://openalex.org/I102149020"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.26964921,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9854000210762024,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9682999849319458,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11195","display_name":"Simulation Techniques and Applications","score":0.9621999859809875,"subfield":{"id":"https://openalex.org/subfields/1803","display_name":"Management Science and Operations Research"},"field":{"id":"https://openalex.org/fields/18","display_name":"Decision Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/suite","display_name":"Suite","score":0.704800009727478},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6690999865531921},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.44850000739097595},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.43959999084472656},{"id":"https://openalex.org/keywords/register-transfer-level","display_name":"Register-transfer level","score":0.39820000529289246},{"id":"https://openalex.org/keywords/generative-grammar","display_name":"Generative grammar","score":0.39809998869895935},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.38850000500679016},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.36070001125335693}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7179999947547913},{"id":"https://openalex.org/C79581498","wikidata":"https://www.wikidata.org/wiki/Q1367530","display_name":"Suite","level":2,"score":0.704800009727478},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6690999865531921},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.46000000834465027},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45649999380111694},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.45210000872612},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.44850000739097595},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.43959999084472656},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.39820000529289246},{"id":"https://openalex.org/C39890363","wikidata":"https://www.wikidata.org/wiki/Q36108","display_name":"Generative grammar","level":2,"score":0.39809998869895935},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.38850000500679016},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.36070001125335693},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3546999990940094},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.32420000433921814},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.2964000105857849},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.2962999939918518},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.2953999936580658},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.28439998626708984},{"id":"https://openalex.org/C47822265","wikidata":"https://www.wikidata.org/wiki/Q854457","display_name":"Complex system","level":2,"score":0.28299999237060547},{"id":"https://openalex.org/C17500928","wikidata":"https://www.wikidata.org/wiki/Q959968","display_name":"Control system","level":2,"score":0.2632000148296356},{"id":"https://openalex.org/C2779843651","wikidata":"https://www.wikidata.org/wiki/Q7390335","display_name":"SIGNAL (programming language)","level":2,"score":0.257099986076355},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.25600001215934753}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mlcad65511.2025.11189156","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189156","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W4379115941","https://openalex.org/W4389166737","https://openalex.org/W4391681217","https://openalex.org/W4393145520","https://openalex.org/W4404102810","https://openalex.org/W4404134046","https://openalex.org/W4407749900","https://openalex.org/W4409369309","https://openalex.org/W4410887369","https://openalex.org/W4414197266"],"related_works":[],"abstract_inverted_index":{"Modern":[0],"SoC":[1],"datapaths":[2],"include":[3],"deeply":[4],"pipelined,":[5,108],"domain-specific":[6],"accelerators,":[7],"but":[8],"their":[9,34],"RTL":[10,38],"implementation":[11],"and":[12,51,78,93,109,126,152,178,200],"verification":[13],"are":[14,101,105],"still":[15],"mostly":[16],"done":[17],"by":[18],"hand.":[19],"While":[20],"large":[21],"language":[22],"models":[23,186],"(LLMs)":[24],"exhibit":[25],"advanced":[26,80],"code-generation":[27],"abilities":[28],"for":[29,138],"programming":[30],"languages":[31],"like":[32],"Python,":[33],"application":[35],"to":[36,56],"Verilog-like":[37],"remains":[39],"in":[40,47,60,131,193],"its":[41],"nascent":[42],"stage.":[43],"This":[44],"is":[45],"reflected":[46],"the":[48,132,165,194],"simple":[49],"arithmetic":[50,76],"control":[52],"circuits":[53,77],"currently":[54],"used":[55],"evaluate":[57],"generative":[58],"capabilities":[59,195],"existing":[61],"benchmarks.":[62],"In":[63],"this":[64],"paper,":[65],"we":[66,119,159],"introduce":[67],"ArchXBench,":[68],"a":[69,121,156,190],"six-level":[70],"benchmark":[71],"suite":[72],"that":[73,161],"encompasses":[74],"complex":[75,139],"other":[79],"digital":[81,140],"subsystems":[82],"drawn":[83],"from":[84],"domains":[85],"such":[86],"as":[87],"cryptography,":[88],"image":[89],"processing,":[90],"machine":[91],"learning,":[92],"signal":[94],"processing.":[95],"Architecturally,":[96],"some":[97],"of":[98,114,134,168,172,196],"these":[99],"designs":[100],"purely":[102],"combinational,":[103],"others":[104],"multi-cycle":[106],"or":[107],"many":[110],"require":[111],"hierarchical":[112],"composition":[113],"modules.":[115],"For":[116],"each":[117],"benchmark,":[118],"provide":[120],"problem":[122],"description,":[123],"design":[124],"specification,":[125],"testbench,":[127],"enabling":[128],"rapid":[129],"research":[130],"area":[133],"LLM-driven":[135],"agentic":[136],"approaches":[137],"systems":[141],"design.Using":[142],"zero-shot":[143],"prompting":[144],"with":[145],"Claude":[146],"Sonnet":[147],"4,":[148],"GPT":[149],"4.1,":[150],"o4-mini-high,":[151],"DeepSeek":[153],"R1":[154],"under":[155],"pass@5":[157],"criterion,":[158],"observed":[160],"o4-mini-high":[162],"successfully":[163],"solves":[164],"largest":[166],"number":[167],"benchmarks,":[169],"16":[170],"out":[171],"30,":[173],"spanning":[174],"Levels":[175],"1,":[176],"2,":[177],"3.":[179],"From":[180],"Level":[181],"4":[182],"onward,":[183],"however,":[184],"all":[185],"consistently":[187],"fail,":[188],"highlighting":[189],"clear":[191],"gap":[192],"current":[197],"state-of-the-art":[198],"LLMs":[199],"prompting/agentic":[201],"approaches.":[202]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}