{"id":"https://openalex.org/W4415004359","doi":"https://doi.org/10.1109/mlcad65511.2025.11189130","title":"Prompting for Power: Benchmarking Large Language Models for Low-Power RTL Design Generation","display_name":"Prompting for Power: Benchmarking Large Language Models for Low-Power RTL Design Generation","publication_year":2025,"publication_date":"2025-09-08","ids":{"openalex":"https://openalex.org/W4415004359","doi":"https://doi.org/10.1109/mlcad65511.2025.11189130"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad65511.2025.11189130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5084274584","display_name":"Kevin Immanuel Gubbi","orcid":"https://orcid.org/0000-0003-1745-0457"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kevin Immanuel Gubbi","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5119925245","display_name":"Marcus Halm","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marcus Halm","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sarbani Kumar","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sarbani Kumar","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108820055","display_name":"Anirudh Sudarshan","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Arvind Sudarshan","raw_affiliation_strings":["University of California Davis,Department of Computer Science,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Computer Science,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Pavan Dheeraj Kota","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pavan Dheeraj Kota","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5117770455","display_name":"Mohammadnavid Tarighat","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammadnavid Tarighat","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060036961","display_name":"Avesta Sasan","orcid":"https://orcid.org/0000-0002-4052-8075"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Avesta Sasan","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047382437","display_name":"Houman Homayoun","orcid":"https://orcid.org/0000-0001-8904-4699"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Houman Homayoun","raw_affiliation_strings":["University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California Davis,Department of Electrical and Computer Engineering,Davis,CA,95616","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.34068071,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"7"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12720","display_name":"Multimedia Communication and Technology","score":0.7687000036239624,"subfield":{"id":"https://openalex.org/subfields/3312","display_name":"Sociology and Political Science"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},"topics":[{"id":"https://openalex.org/T12720","display_name":"Multimedia Communication and Technology","score":0.7687000036239624,"subfield":{"id":"https://openalex.org/subfields/3312","display_name":"Sociology and Political Science"},"field":{"id":"https://openalex.org/fields/33","display_name":"Social Sciences"},"domain":{"id":"https://openalex.org/domains/2","display_name":"Social Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.7364000082015991,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.7003999948501587},{"id":"https://openalex.org/keywords/operand","display_name":"Operand","score":0.6891000270843506},{"id":"https://openalex.org/keywords/verilog","display_name":"Verilog","score":0.6392999887466431},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6114000082015991},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.49889999628067017},{"id":"https://openalex.org/keywords/replicate","display_name":"Replicate","score":0.47609999775886536},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.3662000000476837}],"concepts":[{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.7003999948501587},{"id":"https://openalex.org/C55526617","wikidata":"https://www.wikidata.org/wiki/Q719375","display_name":"Operand","level":2,"score":0.6891000270843506},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.679099977016449},{"id":"https://openalex.org/C2779030575","wikidata":"https://www.wikidata.org/wiki/Q827773","display_name":"Verilog","level":3,"score":0.6392999887466431},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6114000082015991},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.49889999628067017},{"id":"https://openalex.org/C2781162219","wikidata":"https://www.wikidata.org/wiki/Q26250693","display_name":"Replicate","level":2,"score":0.47609999775886536},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.3662000000476837},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3531000018119812},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.34529998898506165},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.33410000801086426},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.3328000009059906},{"id":"https://openalex.org/C34854456","wikidata":"https://www.wikidata.org/wiki/Q1484552","display_name":"Register-transfer level","level":4,"score":0.3276999890804291},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.31150001287460327},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.2939999997615814},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.27799999713897705},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.2676999866962433},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.263700008392334}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mlcad65511.2025.11189130","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad65511.2025.11189130","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 ACM/IEEE 7th Symposium on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W4388040405","https://openalex.org/W4389166691","https://openalex.org/W4391681217","https://openalex.org/W4393145520","https://openalex.org/W4393305455","https://openalex.org/W4399886041","https://openalex.org/W4403024093","https://openalex.org/W4408151422","https://openalex.org/W4410250027","https://openalex.org/W4410810588","https://openalex.org/W4411119699","https://openalex.org/W4411173505","https://openalex.org/W4413122213","https://openalex.org/W4413147562","https://openalex.org/W7084053800"],"related_works":[],"abstract_inverted_index":{"As":[0],"system":[1],"complexity":[2],"and":[3,68,95,115,139,164,168],"energy":[4],"constraints":[5],"tighten":[6],"in":[7,53,126,174],"modern":[8],"SoC":[9],"designs,":[10],"there":[11],"is":[12],"a":[13,29,77,166],"growing":[14],"need":[15],"for":[16,50,160],"early-stage":[17],"RTL":[18,55,83,98,104,162],"generation":[19,163],"tools":[20,108],"that":[21,56,141],"incorporate":[22],"power":[23,113,136],"optimization":[24,137],"techniques.":[25],"This":[26,151],"paper":[27],"presents":[28],"comprehensive":[30],"evaluation":[31],"of":[32,118,132,158],"large":[33],"language":[34],"models":[35],"(LLMs)":[36],"on":[37,135],"their":[38,51],"ability":[39],"to":[40,109,170],"generate":[41],"power-aware":[42,92,119,148],"Verilog":[43],"RTL.":[44],"We":[45,100],"systematically":[46],"assess":[47],"multiple":[48],"LLMs":[49,143,159],"effectiveness":[52],"synthesizing":[54],"reflects":[57],"key":[58],"low-power":[59,87,161],"design":[60,134,149],"strategies":[61],"such":[62],"as":[63],"clock":[64],"gating,":[65],"operand":[66],"isolation,":[67],"logic":[69],"restructuring.":[70],"To":[71],"facilitate":[72],"this":[73,175],"evaluation,":[74],"we":[75],"introduce":[76],"curated":[78],"dataset":[79,167],"containing:":[80],"(1)":[81],"baseline":[82],"modules,":[84],"(2)":[85],"corresponding":[86],"optimized":[88],"versions,":[89],"(3)":[90],"associated":[91],"prompt":[93,133],"templates,":[94],"(4)":[96],"LLM-generated":[97],"completions.":[99],"analyze":[101],"the":[102,116,130,154],"generated":[103],"using":[105],"industry-standard":[106],"EDA":[107],"measure":[110],"functional":[111],"correctness,":[112],"consumption,":[114],"presence":[117],"constructs.":[120],"Our":[121],"results":[122],"highlight":[123],"notable":[124],"differences":[125],"model":[127],"performance,":[128],"reveal":[129],"impact":[131],"effectiveness,":[138],"demonstrate":[140],"prompt-guided":[142],"can":[144],"partially":[145],"replicate":[146],"human-like":[147],"intent.":[150],"work":[152],"provides":[153],"first":[155],"systematic":[156],"study":[157],"offers":[165],"methodology":[169],"benchmark":[171],"future":[172],"research":[173],"direction.":[176]},"counts_by_year":[],"updated_date":"2026-06-26T08:34:08.712188","created_date":"2025-10-10T00:00:00"}