{"id":"https://openalex.org/W4388041735","doi":"https://doi.org/10.1109/mlcad58807.2023.10299830","title":"Analog synthesis 3.0: AI/ML to synthesize and test analog ICs: hope or hype ?","display_name":"Analog synthesis 3.0: AI/ML to synthesize and test analog ICs: hope or hype ?","publication_year":2023,"publication_date":"2023-09-10","ids":{"openalex":"https://openalex.org/W4388041735","doi":"https://doi.org/10.1109/mlcad58807.2023.10299830"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad58807.2023.10299830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad58807.2023.10299830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029270525","display_name":"Georges Gielen","orcid":"https://orcid.org/0000-0002-4061-9428"},"institutions":[{"id":"https://openalex.org/I99464096","display_name":"KU Leuven","ror":"https://ror.org/05f950310","country_code":"BE","type":"education","lineage":["https://openalex.org/I99464096"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Georges Gielen","raw_affiliation_strings":["KU Leuven,ESAT-MICAS","ESAT-MICAS, KU Leuven"],"affiliations":[{"raw_affiliation_string":"KU Leuven,ESAT-MICAS","institution_ids":["https://openalex.org/I99464096"]},{"raw_affiliation_string":"ESAT-MICAS, KU Leuven","institution_ids":["https://openalex.org/I99464096"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5029270525"],"corresponding_institution_ids":["https://openalex.org/I99464096"],"apc_list":null,"apc_paid":null,"fwci":1.2125,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.78170732,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"1"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9829000234603882,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.75042724609375},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.7161893248558044},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6602185964584351},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.5834084749221802},{"id":"https://openalex.org/keywords/analog-multiplier","display_name":"Analog multiplier","score":0.5335977673530579},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.5036956667900085},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4836055338382721},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.46154433488845825},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41999128460884094},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4152892231941223},{"id":"https://openalex.org/keywords/electronics","display_name":"Electronics","score":0.41297489404678345},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4088858366012573},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.3777139186859131},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3671634793281555},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.34427785873413086},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3400525152683258},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.25703299045562744},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2260349690914154},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.22562319040298462},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2052237093448639},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1996631622314453},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18866285681724548}],"concepts":[{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.75042724609375},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.7161893248558044},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6602185964584351},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.5834084749221802},{"id":"https://openalex.org/C98142538","wikidata":"https://www.wikidata.org/wiki/Q485005","display_name":"Analog multiplier","level":4,"score":0.5335977673530579},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.5036956667900085},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4836055338382721},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.46154433488845825},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41999128460884094},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4152892231941223},{"id":"https://openalex.org/C138331895","wikidata":"https://www.wikidata.org/wiki/Q11650","display_name":"Electronics","level":2,"score":0.41297489404678345},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4088858366012573},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.3777139186859131},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3671634793281555},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.34427785873413086},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3400525152683258},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.25703299045562744},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2260349690914154},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.22562319040298462},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2052237093448639},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1996631622314453},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18866285681724548},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/mlcad58807.2023.10299830","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad58807.2023.10299830","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/725428","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/725428","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD), Utah, USA, 10-13 September 2023","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:lirias2repo.kuleuven.be:20.500.12942/740851","is_oa":false,"landing_page_url":"https://lirias.kuleuven.be/handle/20.500.12942/740851","pdf_url":null,"source":{"id":"https://openalex.org/S4306401954","display_name":"Lirias (KU Leuven)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I99464096","host_organization_name":"KU Leuven","host_organization_lineage":["https://openalex.org/I99464096"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), Snowbird, UT, USA, 10-13 September 2023","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6100000143051147,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W1493881961","https://openalex.org/W2007222089","https://openalex.org/W4242258007","https://openalex.org/W2540146427","https://openalex.org/W1981652693","https://openalex.org/W133135164","https://openalex.org/W2008534674","https://openalex.org/W4388041735","https://openalex.org/W4321510758","https://openalex.org/W1862020018"],"abstract_inverted_index":{"Analog/mixed-signal":[0],"integrated":[1],"circuits":[2,19,31],"remain":[3],"indispensable":[4],"in":[5,32,39,119,134,148],"electronics":[6],"applications":[7],"that":[8],"interface":[9],"the":[10,13,27,56,76,120,124,129,142],"physical":[11],"with":[12,43],"cyber":[14],"world.":[15],"But":[16],"whereas":[17],"digital":[18],"are":[20],"largely":[21],"synthesized":[22],"through":[23],"EDA":[24],"software,":[25],"surprisingly,":[26],"design":[28,41,47,97,115],"of":[29,79,131],"analog":[30,113,135,143],"industry":[33],"is":[34,55],"mainly":[35],"still":[36],"handcrafted,":[37],"resulting":[38],"low":[40],"productivity":[42],"long":[44],"and":[45,49,65,90,94,99],"error-prone":[46],"cycles":[48],"high":[50,77],"development":[51],"costs.":[52],"A":[53],"showstopper":[54],"large":[57],"user":[58],"interaction":[59],"needed":[60,147],"to":[61,86,92,110],"steer":[62],"current":[63],"circuit":[64,114],"layout":[66],"optimization":[67],"tools":[68],"towards":[69],"acceptable":[70],"solutions.":[71],"This":[72],"keynote":[73],"will":[74,126],"explore":[75],"potential":[78],"using":[80],"advanced":[81],"machine":[82],"learning":[83],"(ML)":[84],"techniques":[85,133],"overcome":[87],"these":[88],"issues":[89],"even":[91],"self-learn":[93],"then":[95],"exploit":[96],"expertise":[98],"constraints":[100],"from":[101],"available":[102],"completed":[103],"designs.":[104],"Such":[105],"innovations":[106],"may":[107],"finally":[108],"enable":[109],"fully":[111],"automate":[112],"without":[116],"human":[117],"designer":[118],"loop.":[121],"In":[122],"addition,":[123],"presentation":[125],"also":[127],"cover":[128],"use":[130],"AI":[132],"test":[136],"program":[137],"development,":[138],"focused":[139],"on":[140],"boosting":[141],"fault":[144],"coverage":[145],"as":[146],"safety-critical":[149],"applications.":[150]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}