{"id":"https://openalex.org/W4388071083","doi":"https://doi.org/10.1109/mlcad58807.2023.10299829","title":"MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACs","display_name":"MMM: Machine Learning-Based Macro-Modeling for Linear Analog ICs and ADC/DACs","publication_year":2023,"publication_date":"2023-09-10","ids":{"openalex":"https://openalex.org/W4388071083","doi":"https://doi.org/10.1109/mlcad58807.2023.10299829"},"language":"en","primary_location":{"id":"doi:10.1109/mlcad58807.2023.10299829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad58807.2023.10299829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5018086253","display_name":"Yishuang Lin","orcid":"https://orcid.org/0000-0003-1555-4623"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yishuang Lin","raw_affiliation_strings":["Texas A&M University,Dept. of Computer Science and Engineering"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Computer Science and Engineering","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101587350","display_name":"Yaguang Li","orcid":"https://orcid.org/0000-0001-9425-034X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yaguang Li","raw_affiliation_strings":["Texas A&M University,Dept. of Electrical and Computer Engineering"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5063857392","display_name":"Meghna Madhusudan","orcid":"https://orcid.org/0000-0001-5101-2421"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Meghna Madhusudan","raw_affiliation_strings":["University of Minnesota,Dept. of Electrical and Computer Engineering","Dept. of Electrical and Computer Engineering, University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Minnesota","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068714995","display_name":"Sachin S. Sapatnekar","orcid":"https://orcid.org/0000-0002-5353-2364"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachin S. Sapatnekar","raw_affiliation_strings":["University of Minnesota,Dept. of Electrical and Computer Engineering","Dept. of Electrical and Computer Engineering, University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Minnesota","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059037025","display_name":"Ramesh Harjani","orcid":"https://orcid.org/0000-0001-7691-566X"},"institutions":[{"id":"https://openalex.org/I130238516","display_name":"University of Minnesota","ror":"https://ror.org/017zqws13","country_code":"US","type":"education","lineage":["https://openalex.org/I130238516"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Harjani","raw_affiliation_strings":["University of Minnesota,Dept. of Electrical and Computer Engineering","Dept. of Electrical and Computer Engineering, University of Minnesota"],"affiliations":[{"raw_affiliation_string":"University of Minnesota,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I130238516"]},{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, University of Minnesota","institution_ids":["https://openalex.org/I130238516"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103246390","display_name":"Jiang Hu","orcid":"https://orcid.org/0000-0003-1157-7799"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiang Hu","raw_affiliation_strings":["Texas A&M University,Dept. of Electrical and Computer Engineering","Dept. of Computer Science and Engineering, Texas A&M University"],"affiliations":[{"raw_affiliation_string":"Texas A&M University,Dept. of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I91045830"]},{"raw_affiliation_string":"Dept. of Computer Science and Engineering, Texas A&M University","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5018086253"],"corresponding_institution_ids":["https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":0.1339,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.45774167,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7356739044189453},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7091979384422302},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.6775708794593811},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.592978298664093},{"id":"https://openalex.org/keywords/macro","display_name":"Macro","score":0.5870357155799866},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.5728583335876465},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5001418590545654},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4264596700668335},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4150197207927704},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.31215620040893555},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21166369318962097},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.17509683966636658},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12882956862449646},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.11600860953330994},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09125420451164246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7356739044189453},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7091979384422302},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.6775708794593811},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.592978298664093},{"id":"https://openalex.org/C166955791","wikidata":"https://www.wikidata.org/wiki/Q629579","display_name":"Macro","level":2,"score":0.5870357155799866},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.5728583335876465},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5001418590545654},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4264596700668335},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4150197207927704},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31215620040893555},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21166369318962097},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.17509683966636658},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12882956862449646},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.11600860953330994},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09125420451164246},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mlcad58807.2023.10299829","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mlcad58807.2023.10299829","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 ACM/IEEE 5th Workshop on Machine Learning for CAD (MLCAD)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W571322228","https://openalex.org/W1996190198","https://openalex.org/W1998752433","https://openalex.org/W2090292347","https://openalex.org/W2122691518","https://openalex.org/W2164540960","https://openalex.org/W3036164688","https://openalex.org/W3092618035","https://openalex.org/W3111306693","https://openalex.org/W3113090643","https://openalex.org/W3196467229","https://openalex.org/W3211815845","https://openalex.org/W4242427575","https://openalex.org/W4280555049","https://openalex.org/W4317795302","https://openalex.org/W4379115963"],"related_works":["https://openalex.org/W2058965144","https://openalex.org/W2164382479","https://openalex.org/W2146343568","https://openalex.org/W98480971","https://openalex.org/W2150291671","https://openalex.org/W2013643406","https://openalex.org/W2027972911","https://openalex.org/W2891987081","https://openalex.org/W2122222688","https://openalex.org/W1933057227"],"abstract_inverted_index":{"Performance":[0],"modeling":[1],"is":[2],"a":[3],"key":[4],"bottleneck":[5],"for":[6,34,46,62,92],"analog":[7,48],"design":[8,95],"automation.":[9],"Although":[10],"machine":[11],"learning-based":[12],"models":[13],"have":[14,19],"advanced":[15],"the":[16],"state-of-the-art,":[17],"they":[18],"so":[20],"far":[21],"suffered":[22],"from":[23,96],"huge":[24],"data":[25,63,89],"preparation":[26,64,90],"cost,":[27],"very":[28,84],"limited":[29],"reusability,":[30],"and":[31,50,65,87],"inadequate":[32],"accuracy":[33],"large":[35],"circuits.":[36],"We":[37],"introduce":[38],"ML-based":[39],"macro-modeling":[40],"techniques":[41],"to":[42,71,99],"mitigate":[43],"these":[44],"problems":[45],"linear":[47],"ICs":[49],"ADC/DACs.":[51],"On":[52],"representative":[53],"testcases,":[54],"our":[55],"method":[56],"achieves":[57],"more":[58],"than":[59],"1700\u00d7":[60],"speedup":[61],"remarkably":[66],"smaller":[67],"model":[68],"errors":[69,86],"compared":[70],"recent":[72],"ML":[73],"approaches.":[74],"It":[75],"also":[76],"attains":[77],"3600\u00d7":[78],"acceleration":[79],"over":[80],"SPICE":[81],"simulation":[82],"with":[83],"small":[85],"reduces":[88],"time":[91],"an":[93],"ADC":[94],"40":[97],"days":[98],"9.6":[100],"hours.":[101]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}