{"id":"https://openalex.org/W2489286621","doi":"https://doi.org/10.1109/mixdes.2016.7529783","title":"A shared memory, parameterized and configurable in FPGA, for use in multiprocessor systems","display_name":"A shared memory, parameterized and configurable in FPGA, for use in multiprocessor systems","publication_year":2016,"publication_date":"2016-06-01","ids":{"openalex":"https://openalex.org/W2489286621","doi":"https://doi.org/10.1109/mixdes.2016.7529783","mag":"2489286621"},"language":"en","primary_location":{"id":"doi:10.1109/mixdes.2016.7529783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2016.7529783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 MIXDES - 23rd International Conference Mixed Design of Integrated Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036707302","display_name":"Elio Strollo","orcid":"https://orcid.org/0009-0004-0312-1294"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Elio Strollo","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cLa Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","Department of Electronic Engineering, University of Rome \"La Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cLa Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","institution_ids":[]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \"La Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Department of Electronic Engineering, University of Rome \u201cLa Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","Department of Electronic Engineering, University of Rome \"La Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \u201cLa Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","institution_ids":[]},{"raw_affiliation_string":"Department of Electronic Engineering, University of Rome \"La Sapienza IES Ingegneria Elettronica Sistemi S.R.L, Rome, Italy","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5036707302"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.05948185,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"443","last_page":"447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8441346883773804},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.7128541469573975},{"id":"https://openalex.org/keywords/shared-memory","display_name":"Shared memory","score":0.674198567867279},{"id":"https://openalex.org/keywords/usable","display_name":"USable","score":0.6687133312225342},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6346943378448486},{"id":"https://openalex.org/keywords/distributed-memory","display_name":"Distributed memory","score":0.6194119453430176},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5546202659606934},{"id":"https://openalex.org/keywords/distributed-shared-memory","display_name":"Distributed shared memory","score":0.5520942807197571},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.544764518737793},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5115926861763},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.5083455443382263},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45661088824272156},{"id":"https://openalex.org/keywords/parameterized-complexity","display_name":"Parameterized complexity","score":0.44842037558555603},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4168861508369446},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4068882167339325},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.23722493648529053},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.1286395788192749},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.08784991502761841}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8441346883773804},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.7128541469573975},{"id":"https://openalex.org/C133875982","wikidata":"https://www.wikidata.org/wiki/Q764810","display_name":"Shared memory","level":2,"score":0.674198567867279},{"id":"https://openalex.org/C2780615836","wikidata":"https://www.wikidata.org/wiki/Q2471869","display_name":"USable","level":2,"score":0.6687133312225342},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6346943378448486},{"id":"https://openalex.org/C91481028","wikidata":"https://www.wikidata.org/wiki/Q1054686","display_name":"Distributed memory","level":3,"score":0.6194119453430176},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5546202659606934},{"id":"https://openalex.org/C39528615","wikidata":"https://www.wikidata.org/wiki/Q1229610","display_name":"Distributed shared memory","level":5,"score":0.5520942807197571},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.544764518737793},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5115926861763},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.5083455443382263},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45661088824272156},{"id":"https://openalex.org/C165464430","wikidata":"https://www.wikidata.org/wiki/Q1570441","display_name":"Parameterized complexity","level":2,"score":0.44842037558555603},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4168861508369446},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4068882167339325},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.23722493648529053},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.1286395788192749},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.08784991502761841},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mixdes.2016.7529783","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2016.7529783","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 MIXDES - 23rd International Conference Mixed Design of Integrated Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.5099999904632568}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1972821547","https://openalex.org/W2009398166","https://openalex.org/W2027069801","https://openalex.org/W2093994565","https://openalex.org/W2094224213","https://openalex.org/W2131017602","https://openalex.org/W4233035441","https://openalex.org/W6657012581"],"related_works":["https://openalex.org/W2026512611","https://openalex.org/W4245497162","https://openalex.org/W1985165680","https://openalex.org/W2353146130","https://openalex.org/W2339366892","https://openalex.org/W254684032","https://openalex.org/W120214571","https://openalex.org/W1848192231","https://openalex.org/W1824582190","https://openalex.org/W4291801887"],"abstract_inverted_index":{"Increasingly,":[0],"multi-core":[1],"architectures":[2],"are":[3,8,19],"proposed":[4],"and":[5,21,25,50,100,177,202],"multiprocessor":[6,131,206],"systems":[7],"also":[9],"realized":[10],"within":[11],"the":[12,23,28,37,79,89,96,121,126,130,134,141,146,156,160,164,172,175,178],"FPGA.":[13],"The":[14,30,45],"communication":[15,124,127],"mechanisms":[16],"among":[17,149],"devices":[18],"fundamental":[20],"influence":[22],"feasibility":[24],"performance":[26],"of":[27,52,107,115,123,129,159,174,205],"system.":[29,132],"main":[31],"ones":[32],"can":[33,195],"be":[34,190],"based":[35],"on":[36,39,43],"bus,":[38],"shared":[40,57,97],"memory,":[41,58],"or":[42],"NoC.":[44],"preferred":[46],"communication,":[47],"for":[48],"versatility":[49],"ease":[51],"programming,":[53],"is":[54,103,136],"via":[55],"a":[56,70,104,111],"which,":[59],"in":[60,66,113,169],"fact,":[61],"you":[62],"want":[63,118],"to":[64,78,94,119,125,137,139,144,155,182,189,197,200],"imitate":[65],"different":[67],"ways.":[68],"But":[69],"true":[71],"multiport":[72],"memory":[73,98,116,147],"that":[74,91],"allows":[75],"simultaneous":[76],"access":[77],"same":[80],"locations,":[81],"has":[82],"various":[83],"manufacturing":[84],"difficulties.":[85],"In":[86],"this":[87],"contribution,":[88],"method":[90],"we":[92,117],"use,":[93],"make":[95],"feasible":[99],"practically":[101],"usable,":[102],"targeted":[105],"configuration":[106],"its":[108],"structure.":[109],"With":[110],"parameterization":[112],"FPGA":[114,170],"adapt":[120],"architecture":[122],"needs":[128,158,204],"So":[133],"idea":[135],"try":[138],"reduce":[140],"required":[142,179],"interconnections":[143],"share":[145],"locations":[148],"all":[150],"processors,":[151],"limiting":[152],"them":[153],"strictly":[154],"operational":[157],"application.":[161],"We":[162],"show":[163],"results":[165],"achieved":[166],"with":[167],"implementations":[168],"comparing":[171],"occupation":[173],"area":[176],"resources,":[180],"trying":[181],"figure":[183],"out":[184],"if":[185],"this,":[186],"which":[187],"happens":[188],"an":[191],"even":[192],"non-trodden":[193],"path,":[194],"lead":[196],"viable":[198],"solutions":[199],"current":[201],"future":[203],"communication.":[207]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}