{"id":"https://openalex.org/W1852534202","doi":"https://doi.org/10.1109/mixdes.2015.7208484","title":"Implementation of an algorithm for heart rate measurement in a specialized multi-core processor","display_name":"Implementation of an algorithm for heart rate measurement in a specialized multi-core processor","publication_year":2015,"publication_date":"2015-06-01","ids":{"openalex":"https://openalex.org/W1852534202","doi":"https://doi.org/10.1109/mixdes.2015.7208484","mag":"1852534202"},"language":"en","primary_location":{"id":"doi:10.1109/mixdes.2015.7208484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2015.7208484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086401470","display_name":"Tadeusz Sondej","orcid":"https://orcid.org/0000-0003-4797-7524"},"institutions":[{"id":"https://openalex.org/I2800249161","display_name":"Military University of Technology in Warsaw","ror":"https://ror.org/05fct5h31","country_code":"PL","type":"education","lineage":["https://openalex.org/I2800249161"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Tadeusz Sondej","raw_affiliation_strings":["Electronic Department, Military University of Technology, Warsaw, Poland","[Electronic Department, Military University of Technology, Warsaw, Poland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Department, Military University of Technology, Warsaw, Poland","institution_ids":["https://openalex.org/I2800249161"]},{"raw_affiliation_string":"[Electronic Department, Military University of Technology, Warsaw, Poland]","institution_ids":["https://openalex.org/I2800249161"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037821606","display_name":"Damian Tomaszewski","orcid":"https://orcid.org/0000-0003-0764-0249"},"institutions":[{"id":"https://openalex.org/I2800249161","display_name":"Military University of Technology in Warsaw","ror":"https://ror.org/05fct5h31","country_code":"PL","type":"education","lineage":["https://openalex.org/I2800249161"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Damian Tomaszewski","raw_affiliation_strings":["Electronic Department, Military University of Technology, Warsaw, Poland","[Electronic Department, Military University of Technology, Warsaw, Poland]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electronic Department, Military University of Technology, Warsaw, Poland","institution_ids":["https://openalex.org/I2800249161"]},{"raw_affiliation_string":"[Electronic Department, Military University of Technology, Warsaw, Poland]","institution_ids":["https://openalex.org/I2800249161"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5010226989","display_name":"K. R\u00f3\u017canowski","orcid":"https://orcid.org/0000-0002-3295-8198"},"institutions":[{"id":"https://openalex.org/I4210121233","display_name":"Wojskowy Instytut Medycyny Lotniczej","ror":"https://ror.org/01xtcza13","country_code":"PL","type":"facility","lineage":["https://openalex.org/I4210121233"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Krzysztof Rozanowski","raw_affiliation_strings":["Aviation Bioengineering Department, Military Institute of Aviation Medicine, Warsaw, Poland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Aviation Bioengineering Department, Military Institute of Aviation Medicine, Warsaw, Poland","institution_ids":["https://openalex.org/I4210121233"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2178,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59258447,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"118","issue":null,"first_page":"74","last_page":"78"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},"topics":[{"id":"https://openalex.org/T11021","display_name":"ECG Monitoring and Analysis","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2705","display_name":"Cardiology and Cardiovascular Medicine"},"field":{"id":"https://openalex.org/fields/27","display_name":"Medicine"},"domain":{"id":"https://openalex.org/domains/4","display_name":"Health Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9905999898910522,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11196","display_name":"Non-Invasive Vital Sign Monitoring","score":0.9789000153541565,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7339873313903809},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.6301498413085938},{"id":"https://openalex.org/keywords/digital-signal-processor","display_name":"Digital signal processor","score":0.5661361217498779},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5544707179069519},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.5541278719902039},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.5297996401786804},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.5287548899650574},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4662761986255646},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.44160622358322144},{"id":"https://openalex.org/keywords/division","display_name":"Division (mathematics)","score":0.4380272626876831},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4331589341163635},{"id":"https://openalex.org/keywords/signal-processing","display_name":"Signal processing","score":0.43248701095581055},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.41923969984054565},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.4101611375808716},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.4100591540336609},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3848426342010498},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.364875465631485},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12226566672325134},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.09502044320106506},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06878730654716492}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7339873313903809},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.6301498413085938},{"id":"https://openalex.org/C161611012","wikidata":"https://www.wikidata.org/wiki/Q106370","display_name":"Digital signal processor","level":3,"score":0.5661361217498779},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5544707179069519},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.5541278719902039},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.5297996401786804},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.5287548899650574},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4662761986255646},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.44160622358322144},{"id":"https://openalex.org/C60798267","wikidata":"https://www.wikidata.org/wiki/Q1226939","display_name":"Division (mathematics)","level":2,"score":0.4380272626876831},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4331589341163635},{"id":"https://openalex.org/C104267543","wikidata":"https://www.wikidata.org/wiki/Q208163","display_name":"Signal processing","level":3,"score":0.43248701095581055},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.41923969984054565},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.4101611375808716},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.4100591540336609},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3848426342010498},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.364875465631485},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12226566672325134},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.09502044320106506},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06878730654716492}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/mixdes.2015.7208484","is_oa":false,"landing_page_url":"https://doi.org/10.1109/mixdes.2015.7208484","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2015 22nd International Conference Mixed Design of Integrated Circuits & Systems (MIXDES)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5299999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W793202631","https://openalex.org/W1532148444","https://openalex.org/W1570844238","https://openalex.org/W1607005916","https://openalex.org/W1880525023","https://openalex.org/W2000838316","https://openalex.org/W2007383687","https://openalex.org/W2012487446","https://openalex.org/W2023029368","https://openalex.org/W2036385657","https://openalex.org/W2038720928","https://openalex.org/W2048010642","https://openalex.org/W2054596481","https://openalex.org/W2092671023","https://openalex.org/W2099619765","https://openalex.org/W2112020801","https://openalex.org/W2138999503","https://openalex.org/W2162273778","https://openalex.org/W2539900724","https://openalex.org/W6634366164","https://openalex.org/W6636414168"],"related_works":["https://openalex.org/W2079496017","https://openalex.org/W2169574597","https://openalex.org/W2349422795","https://openalex.org/W1552773033","https://openalex.org/W2111201220","https://openalex.org/W2796469349","https://openalex.org/W1968840821","https://openalex.org/W2032537205","https://openalex.org/W2100429570","https://openalex.org/W2002744985"],"abstract_inverted_index":{"The":[0,26,52],"article":[1],"presents":[2],"the":[3,12,35,82,87,105,128,140],"method":[4],"for":[5,98,116],"implementation":[6],"and":[7,48,72],"results":[8,95],"of":[9,11,37,75,86,101,104,120,123,127,133,139,146],"examination":[10],"Pan-Tompkins":[13,106],"algorithm":[14,27],"using":[15,70,81,136],"a":[16,42,49,59,117,124],"specialized":[17],"4-core":[18],"Azurite":[19,40,76,141],"processor,":[20],"based":[21],"on":[22,34,91],"MIPS-II":[23],"instruction":[24],"set.":[25],"is":[28,41],"used":[29],"to":[30],"determine":[31],"heart":[32],"rate":[33],"basis":[36],"ECG":[38,129],"signals.":[39],"Multiprocessor":[43],"System-on-Chip":[44],"featuring":[45],"an":[46],"analog":[47],"digital":[50,53],"part.":[51],"part":[54],"has":[55],"been":[56],"implemented":[57],"in":[58,111],"Xilinx":[60],"Virtex-6":[61],"FPGA":[62],"system.":[63],"An":[64],"experimental":[65],"study":[66],"was":[67],"carried":[68],"out":[69],"one":[71],"three":[73,137],"cores":[74,114,138],"processor":[77,113,142],"as":[78,80,150,152],"well":[79],"widely":[83],"available":[84],"microprocessor":[85],"STM32F4":[88],"series":[89],"(based":[90],"Cortex-M4F":[92],"core).":[93],"Same":[94],"were":[96],"obtained":[97],"both":[99],"types":[100],"cores.":[102],"Division":[103],"algorithms":[107],"into":[108],"stages":[109],"processed":[110],"3":[112],"allowed":[115],"2.5":[118],"speedup":[119],"computations.":[121],"Processing":[122],"27-second":[125],"fragment":[126],"signal":[130],"(sampling":[131],"frequency":[132,145],"250":[134],"Hz)":[135],"(processor":[143],"clock":[144],"100":[147],"MHz)":[148],"took":[149],"little":[151],"6.9":[153],"ms.":[154]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}